- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB43AA82A1 (Texas Instruments, Inc.) 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB43AA82A1 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| 中文描述： | 1394綜合物理層和鏈路層控制器（1394集成物理層和鏈路層控制器） |
| 文件頁數(shù)： | 49/146頁 |
| 文件大?。?/td> | 597K |
| 代理商： | TSB43AA82A1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
323
3.4.28.3 CRF Data Read Register at 88h
BITS
ACRONYM
DIR
DESCRIPTION
031
CRFRead
R/O
CRF data read access register. This read-only register provides the host with the capability to read a
quadlet of the received packet from the CRF. Each read outputs the next quadlet from the CRF. If the CRF
is empty, the last valid value is read.
3.4.29 Configuration ROM Control Register at 8Ch
This register defaults to 0000 0000h and is unaffected by a bus reset. This register must be quadlet aligned.
BITS
ACRONYM
DIR
DESCRIPTION
05
Reserved
N/A
Reserved
615
AR_CSR_Size
R/W
Autoresponse in configuration ROM size. AR_CSR_Size is equal to the byte size number responded to
automatically in the ConfigROM. AR_CSR_Size must be less than 228h.
1620
Reserved
N/A
Reserved.
2131
CSR_Size
R/W
Configuration ROM Size. CSR_Size is equal to the ConifgROM size number in bytes. CSR_Size must be
less than 400h.
3.4.30 DMA Control Register at 90h
This register defaults to 0029 2440h and, except for the bits specified, is unaffected by a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
0
DMARW
R/W
DMA read/write. This bit controls the DMA input/output (to/from TSB43AA82A) mode control for particular
bus mode. When DMARW is set to 1, the DMA bulky interface is used for input. When DMARW is set to 0,
DMA bulky interface is used for output. This bit defaults to 0 and is set to 0 on a bus reset.
1
Reserved
N/A
Reserved
2
DRFEn
R/W
DRF enable. When DRFEn is set to 1, the DRF is enabled to receive data. When DRFEn is set to 0, the
DRF is disabled to receive data.
3
DTFEn
R/W
DTF enable. When DTFEn is set to 1, the DTF is enabled to transmit data. When DTFEn is set to 0, the DTF
is disabled to transmit data. This bit is active only when DTPktz = 0.This bit defaults to 0 and is set to 0 on a
bus reset. NOTE: DTFClr must be set before setting DTFEn. Failure to set DTFClr results in a transmit
error.
4
DRPktz
R/W
DRF packetizer enable. When DRPktz is set to 1, the DRF packetizer is ready to transmit read request
packets. When DRPktz is set to 0, it is not ready to transmit read request packets and the DRF is in DPP
mode.
5
DTPktz
R/W
DTF packetizer enable. When DTPktz is set to 1, the DTF packetizer is ready to transmit write request
packets. When DTPktz is set to 0, it is not ready to transmit write request packets.
6
DRSpDis
R/W
DRF packetizer split transaction disabled. When DRSpDis is set to 0, the DRF packetizer waits for the
response packet if the transaction is acknowledged with an ack_pending.
When DRSpDis is set to 1, the DRF packetizer does not wait for the response packet even if the
transaction is acknowledged with an ack_pending.
7
DTSpDis
R/W
DTF packetizer split transaction disable. When DTSpDis is set to 0, the DTF packetizer waits for the
response packet if the transaction is acknowledged with an ack_pending.
When DTSpDis is set to 1, the DTF packetizer does not wait for the response packet even if the transaction
is acknowledged with ack_pending.
89
DhdSel
R/W
DTx header select. 00: write request header, 01: DTF packetizer status, 10: read request header, 11: DRF
packetizer status
10
RconfSnglpkt
R/W
Receive confirm for each single packet. When RconfSnglpkt is set to 1, each quadlet read from the DRF
reflects the value of the DRF status. Otherwise DRF status is updated for every packet received. This bit
defaults to 1 and is unaffected by a bus reset.
11
LongBlk
R/W
Long block size. LongBlk determines whether the DTF_BlockSize or the DTF_BlockCount are used in
registers B0h and B4h.
12
QuadSend
R/W
Quadlet request send. When QuadSend is set to 1, the packetizer translates a 4-byte block request to a
quadlet request packet. When QuadSend is set to 0, a 4-byte block request is used. This bit defaults to 1
and is unaffected by a bus reset.
13
QuadBndry
R/W
When QuadBndry is set to 1, the packetizer aligns the quadlet address boundary in the first request
packet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
| TSL230 | PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS |
| TSL235(中文) | Programmable Light-To-Frequency Converter(光頻轉(zhuǎn)換器) |
| TSL245(中文) | IR Light-To-Frequency Converter(紅外光頻轉(zhuǎn)換器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82AI | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products |
| TSB43AA82AIPGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82AIPGEEP | 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGE | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82APGEG4 | 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。