參數(shù)資料
型號： TSB43AA82A1
廠商： Texas Instruments, Inc.
英文描述： 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器)
中文描述： 1394綜合物理層和鏈路層控制器（1394集成物理層和鏈路層控制器）
文件頁數(shù)： 35/146頁
文件大?。?/td> 597K
代理商： TSB43AA82A1
39
3.4.4
Interrupt/Interrupt Mask Registers at 0Ch/10h
The interrupt and interrupt mask registers work in tandem to inform the host bus interface when the state of the
TSB43AA82A changes. The interrupt is at address 0Ch and the interrupt mask is at address 10h. The interrupt
register defaults to 0000 0000h and is unaffected by a bus reset. The interrupt mask register defaults to 8000 0000h
and is unaffected by a bus reset. Each bit of the interrupt register represents a unique interrupt. A particular interrupt
can be masked off when the corresponding bit in the interrupt mask register is 0. The interrupt register shows the
status of the individual bits even when the interrupt is masked off.
BITS
0
ACRONYM
DIR
R/O
DESCRIPTION
Int
Interrupt. Int contains the value of all interrupt bits and interrupt mask bits logically ORed together. The
inverse of this bit is connected to the XINT bit (terminal 54, U9). When the logically ORed value of all
interrupt and mask bits is 1, Int is set to 1. When the logical ORed value of all interrupt and mask bits is 0, Int
is set to 0.
PHY chip interrupt. When the PHY layer signals an interrupt to the internal link chip, PhInt is set to 1.
Bus reset. When the internal PHY initializes or detects a bus reset, Breset is set to 1.
Command reset packet received. CmdSlf is set to 1 when the receiver (TSB43AA82A) is sent a quadlet
write request addressed to the RESET_START (FFFF F000 000Ch) CSR register. The command reset
packets are stored in the ARF.
End of the self-ID process. When the link layer detects the end of self-ID process, Endslf is set to 1.
PHY packet detect. When the receiver receives a PHY packet, Phypkt is set to 1.
Reserved
Busy acknowledge sent by receiver. When the TSB43AA82A is forced to send an ack_busy_X to an
incoming packet because the receive FIFO overflowed, SntRj is set to 1.
1
2
3
PhInt
Breset
CmdSlf
S/C
S/C
S/C
4
5
Endslf
Phypkt
Reserved
SntRj
S/C
S/C
N/A
S/C
6-7
8
9
PhRRx
S/C
PHY register information received. When a PHY register value is transferred to the Phy_Access register
from the PHY interface, PhRRx is set to 1.
10
11
IFAcc
HdrErr
S/C
S/C
Invalid FIFO access. When IFAcc is set to 1, the ATF access sequence is violated.
Header error. When the receiver detects a header CRC error on an incoming packet that may have been
addressed to this node, HdrErr is set to 1.
12
13
TCErr
CySec
S/C
S/C
tCode error. When the transmitter detects an invalid tCode in the data, TCErr is set to 1.
Cycle second. When the Seconds_Count field in the cycle-timer register (14h) is incremented, CySec is
set to 1.
14
15
16
Cyst
Reserved
DRHUpdate
S/C
N/A
S/C
Cycle started. When the transmitter sends or the receiver receives a cycle-start packet, Cyst is set to 1.
Reserved
DRF header update. When the host reads the packet header of DRF data, this bit is set to 1. This bit has no
meaning if DRHStr (90h) is set.
17
18
19
FaGap
TxRdy
CyDne
S/C
S/C
S/C
Fair gap. When the serial bus has been idle for an arbitration reset gap, FaGap is set to 1.
Transmitter ready. When the transmitter is idle and ready, TxRdy is set to 1.
Cycle done. When an arbitration gap is detected on the bus after the transmission or reception of a
cycle-start packet, CyDne is set to 1.
20
CyPnd
S/C
Cycle pending. When CyPnd is set to 1, the cycle timer offset is set to 0 (rolled over or reset) and remains
set until the isochronous cycle ends.
21
CyLst
S/C
Cycle lost. When the cycle timer rolls over twice without the reception of a cycle-start packet, CyLst is set to
1.
22
23
24
CyArbF
Reserved
ATFEnd
S/C
N/A
S/C
Cycle arbitration failed. When the arbitration to send the cycle-start packet fails, CyArbF is set to 1.
Reserved
ATF transaction end. When the transmitter completes transmission (received ack_comp, response
packet, timeout), ATFEnd is set to 1. The host can read the completion status from the transaction timer
control (60h) and the transaction timer status (64h6Ch) registers until the next process begins. This bit is
set to 1 when the response to a request packet sent by the ATF is received in the ARF. When an
independent request packet is received in the ARF, the ARFRxd bit is set.
25
ARFRxd
S/C
ARF received data. When the receiver confirms a request packet was received in the ARF, ARFRxd is set
to 1. This bit is not set for a received response packet.
26
MOREnd
S/C
Management ORB fetch completed. When the fetched management ORB is stored in the MRF, MOREnd
is set to 1. The host can read the completion status from transaction timer control (60h) and transaction
timer status (64h6Ch) registers until the next transaction begins.
相關PDF資料
PDF描述
TSB81BA3I IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSE-0155-32S-P1-3 SINGLE MODE SINGLE FIBER TRANSCEIVER
TSL230 PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS
TSL235(中文) Programmable Light-To-Frequency Converter(光頻轉換器)
TSL245(中文) IR Light-To-Frequency Converter(紅外光頻轉換器)
相關代理商/技術參數(shù)
參數(shù)描述
TSB43AA82AI 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 Integrated PHY and Link-Layer Controller for SBP-2 Products and DPP Products
TSB43AA82AIPGE 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82AIPGEEP 功能描述:1394 接口集成電路 Mil Enh Int PHY and Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82APGE 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB43AA82APGEG4 功能描述:1394 接口集成電路 Hi Perf Integr Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*