
Functional Overview
99
December 2003 Revised March 2005
SPRS231D
MPU private peripherals (accessible only by the MPU)
Three 32-bit general-purpose timers
Watchdog timer
Level 1/level 2 interrupt handlers
Configuration registers for pin multiplexing and other device-level configurations
DES/3DES
SHA1/MD5
LCD controller supporting monochrome panels or STN and TFT color panels
LCDCONV to provide 18 bits (instead of 16 bits) to the LCD interface
DSP private peripherals (accessible only by the DSP)
Three 32-bit general-purpose timers
Watchdog timer
Level 1/level 2 interrupt handlers
MPU public peripherals (accessible by the MPU and the system DMA)
USB interface
Camera interface providing connectivity to CMOS image sensors
MICROWIRE serial interface
Real-time clock module (RTC)
Pulse-width tone (PWT)
Pulse-width light (PWL)
Keyboard interface (6
×
5 or 8
×
8 matrix)
HDQ/1-Wire interface for serial communication to battery management devices
Multimedia card/secure digital (MMC/SDIO1)
Up to 16 MPU general-purpose I/Os (MPUIOs)
LED pulse generators (LPG)
Frame adjustment counter (FAC)
32-kHz OS timer
DSP public peripherals (accessible by the DSP, DSP DMA, and the MPU via the MPU interface)
Two multichannel buffered serial port (McBSP1 and 3)
Two multichannel serial interfaces (MCSI1 and 2)
MPU/DSP shared peripherals (controlling processor is selected by the MPU)
Four mailboxes for interprocessor communications
Eight general-purpose timers
Serial port interface (SPI)
Three UARTs (UART1 and UART3 have SIR mode for IrDA operation)
Inter-integrated circuit (I
2
C) multimode master and slave interface
Multimedia card/secure digital (MMC/SDIO2)
Multichannel buffered serial port (McBSP2)
Up to 64 general-purpose I/O pins with interrupt capability to either processor
32-kHz synchro counter
MPU/DSP shared peripherals (accessible via OCP-T2 port)
MPU/DSP shared peripherals (accessible via OCP-T2 or OCP-T1 port)
TI Camera I/F (//)