
Introduction
45
December 2003 Revised March 2005
SPRS231D
Table 23. ZDY Package Terminal Characteristics (Continued)
ZDY
BALL
NO.
SUPPLY
RESET
STATE
#
OTHER
BUFFER
STRENGTH
§
PULLUP/
PULLDN
MUX CTRL SETTING
TYPE
SIGNAL NAME
J13
CAM.VS
I
Reg5[23:21] = 000
PD20
3 mA (Hv)
A, F
Z
DV
DD8
ETM.PSTAT[2]
O
Reg5[23:21] = 001
PU20,
2 mA (Lv)
MPUIO14
I/O
Reg5[23:21] = 010
MMC2.DAT1
I/O
Reg5[23:21] = 011
J12
CAM.HS
I
Reg5[26:24] = 000
PD20
3 mA (Hv)
A, F
Z
DV
DD8
ETM.PSTAT[1]
O
Reg5[26:24] = 001
PU20,
2 mA (Lv)
UART2.CTS
I
Reg5[26:24] = 010
MMC2.DAT0
I/O
Reg5[26:24] = 011
GPIO38
I/O
Reg5[26:24] = 111
K12
CAM.RSTZ
O
Reg5[29:27] = 000
PD20
3 mA (Hv)
A, F, G1
0
DV
DD8
ETM.PSTAT[0]
O
Reg5[29:27] = 001
PU20,
2 mA (Lv)
UART2.RTS
O
Reg5[29:27] = 010
MMC2.CLK
O
Reg5[29:27] = 011
LOW_STATE
O
Reg5[29:27] = 110
GPIO37
I/O
Reg5[29:27] = 111
K17
LOW_STATE
O
Reg6[2:0] = 000
PD20
3 mA (Hv)
A, F, G1
0
DV
DD9
UART3.TX
O
Reg6[2:0] = 001
PU20,
2 mA (Lv)
PWT
O
Reg6[2:0] = 010
UART2.TX
O
Reg6[2:0] = 100
TIMER.PWM0
O
Reg6[2:0] = 110
GPIO50
I/O
Reg6[2:0] = 111
K15
UART3.RX
I
Reg6[5:3] = 000
PD20
3 mA (Hv)
A, F
DV
DD9
PWL
O
Reg6[5:3] = 001
PU20,
2 mA (Lv)
UART2.RX
I
Reg6[5:3] = 011
TIMER.PWM1
O
Reg6[5:3] = 100
GPIO49
I/O
Reg6[5:3] = 111
K16
GPIO15
I/O
Reg6[8:6] = 000
PU100,
PD20
3 mA (Hv)
A, F, G1
LZ
DV
DD9
KB.R[7]
I
Reg6[8:6] = 001
2 mA (Lv)
TIMER.PWM2
O
Reg6[8:6] = 010
I = Input, O = Output, Z = High-Impedance
PD20 = 20-
μ
A internal pulldown, PD100=100-
μ
A internal pulldown, PU20 = 20-
μ
A internal pullup, PU100 = 100-
μ
A internal pullup. Pullup or
pulldown can be enabled or disabled by software.
§
Lv = Low voltage (1.65 V), Hv = High voltage (2.5 V)
A = Standard LVCMOS input/output
G1 = Terminal may be gated by BFAIL
B = SUBLVDS input/ouput
G2 = Terminal may be gated by GPIO9 and MPUIO3
C = USB transceiver input/ouput
G3 = Terminal my be gated by BFAIL and OMAP5912 Internal Reset
D = I
2
C input/output buffers
H1 = Terminal may be 3-stated by BFAIL input
E = Analog oscillator terminals
H3 = MCSI1.DOUT pin can be forced into a high-impedance
F = Boundary-scannable terminal
state by the OMAP5912 HIGH_IMP3 control bit
K = Output buffer includes a serial resistor of 20
to match with PCB line impedance and ensure proper signal integrity
#
Z = High-Impedance, LZ = Low-Impedance (pin is driven), 1 = Output driven high, 0 = Output driven low
NOTES:
3. NA denotes no multiplexing on the ball
4. ‘Regx’ denotes the terminal multiplexing register that controls the specified terminal where Regx = FUNC_MUX_CTRL_x