
Functional Overview
98
December 2003 Revised March 2005
SPRS231D
MPU peripherals
3
×
32-bit private timers; their clock is either the OMAP3.2 reference input clock or the divided MPU
clock.
1
×
16-bit private watchdog; can be configured as a 16-bit general-purpose timer by software. Its clock
is the OMAP3.2 reference input clock divided by 14.
External LCD controller support, in addition to the OMAP LCD controller
LCD controller with its own tearing-effect logic
Memory traffic controller
External memory interface slow (EMIFS); connects external device memories (such as common flash
and SRAM memories). This interface enables 16-bit data accesses and provides four chip-selects;
each chip-select is able to support up to 64M bytes address space through a 25-bit address bus.
External memory interface fast (EMIFF) is a memory interface that enables16-bit data SDRAM
memory access. It supports connection to a maximum of 64M bytes of SDRAM. The address width is
16 bits and two bank selection bits are also provided. The OMAP5912 chip provides interfacing with a
maximum of four banks of 64M
×
16-bit SDRAM memory with DDR capability.
Hardware security accelerators
DES/3DES
SHA1/MD5
Random number generator
Support provided by third-party software library
Bootloader
Emulator interface through JTAG port
Two DPLLs:
OMAP provides a single DPLL for the following clock domains:
MPU/traffic controller clock domain
DSP clock domain
The OMAP gigacell enables the software to define either:
Two coupled domains in scalable mode. This means that only one DPLL is active and the other clocks
are a multiple of it.
Mixed mode: In this case only one domain is working in asynchronous mode. The other domains are in
scalable mode.
Endianism conversion for DSP
The DSP uses big-endian format, whereas the MPU uses little-endian format. Also, as a rule, the
OMAP5912 chip works in little endian format. Thus, the endianism conversion is useful for all memory
or peripheral accesses from on-chip peripherals or all shared memories to the C55x DSP.
The OMAP3.2 is considered to be a subchip of OMAP5912. To connect the OMAP peripherals, six buses
are delivered:
MPU shared TIPB
MPU private TIPB
DSP shared TIPB
DSP private TIPB
OCP T1/T2 (master)
OCP-I (slave)