
Electrical Specifications
191
December 2003 Revised March 2005
SPRS231D
5.2
Recommended Operating Conditions
MIN
NOM
MAX
UNIT
CV
DD1/2/3/RTC
OMAP5912 supply voltage, core
Low-power standby
mode
§
1.05
1.1
1.21
V
Active mode
1.525
1.6
1.65
CV
DDA
Supply voltage for analog PLL
1.525
1.6
1.65
V
CV
DDDLL
Core supply voltage for the DDR interface digitally controlled
delay element (DCDL)
1.525
1.6
1.65
V
DV
DD1/2/3/4/5/6/7/8/9/RTC
Device supply voltage, I/O
Low-voltage range
#
High-voltage range
#
1.65
1.8
1.95
V
2.5
2.75 or 3.3
3.6
DV
DD2
Device supply voltage, I/O
Internal USB
transceiver not used
1.65
1.8
1.95
V
Internal USB
transceiver used
3
3.3
3.6
CV
DD
DV
DD
DV
DD
CV
DD
Device supply voltage difference
||
Device supply voltage difference
||
1.65
V
2.55
V
LDO.FILTER
Internal DPLL and 12, 13, or
19.2-MHz oscillator supply
voltage
Low-power standby
mode
§
1.05
1.1
1.21
V
Active mode
1.43
1.5
1.65
V
ss
Device supply voltage, GND
0
V
Standard LVCMOS
0.7 DV
DD
V
IH
High-level input voltage, I/O
ZZG balls P9 and R8
(ZDY balls T2 and U1)
are not used for USB
differential voltage
Standard LVCMOS
2
V
0.3 DV
DD
V
IL
Low-level input voltage, I/O
ZZG balls P9 and R8
(ZDY balls T2 and U1)
are not used for USB
differential voltage
ZZG balls P9 and R8
(ZDY balls T2 and U1)
are used for USB
0.8
V
V
I
Input voltage
0.8
2.5
V
OSC1 and OSC32K
pins
CV
DD
V
ID
Differential input voltage
ZZG balls P9 and R8
(ZDY balls T2 and U1)
are used for USB
±
200
mV
All core voltage supplies must be tied to the same voltage level (within 50 mV).
In Split-power mode (CV
DDx
and DV
DDx
= 0), RTC has to be supplied with CV
DDRTC
= 1.05 V min and DV
DDRTC
= 1.65 V min.
§
Low-power standby is defined as follows: the device is in deep-sleep mode and LOW_PWR = 1. The device runs from 32-kHz clock in this
mode.
To filter switching noises, it is recommended that an RC (R = 10
, C = 100 nF) low-pass filter be implemented externally.
#
Corresponding DV
DD
mode bit must be configured in the Voltage_control_0 register.
||
In systems where the CV
DDx
and DV
DDx
power supplies are ramped at generally the same time (within 500 ms of one another), there are no
specific power sequencing requirements for the supplies. The only sequencing requirement is that the maximum voltage difference between
CV
DD
and DV
DD
is not exceeded for greater than 500 ms. Likewise, if different voltages are used for the separate DV
DDx
supplies, all DV
DDx
supplies should be ramped up to valid voltage levels within 500 ms of one another.
An external capacitor (C = 1
μ
F
±
10%) must be connected between LDO.FILTER and V
SS
to provide decoupling capacitance for the regulator.
LDO has to be powered down by setting LDO_PWRDN_CNTL[0] in OMAP5912 configuration.