
Functional Overview
180
December 2003 Revised March 2005
SPRS231D
In addition, the McBSP has the following capabilities:
Direct interface to:
T1/E1 framers
MVIP switching-compatible and ST-BUS compliant devices
IOM-2 compliant device
AC97-compliant device
I2S-compliant device
Serial peripheral interface (SPI)
Multichannel transmit and receive of up to 128 channels per frame
A variety of data sizes, including: 8, 12, 16, 20, 24, or 32 bits
μ
-law and A-law companding
Programmable polarity for both frame synchronization and data clocks
Programmable internal clock and frame generation
NOTE:
All of the standard McBSP signals are not necessarily available on every McBSP on the
OMAP5912 device.
In the case of the MPU McBSP2, the following pins are available:
CLKX and CLKR (transmit and receive clocks)
FSX and FSR (transmit and receive frame syncs)
DX and DR (transmit and receive data)
The functional clock to the McBSP2 peripheral is configurable to the DPLL clock rate with a divider of 1, 2,
4, or 8. McBSP2 does not have a CLKS external clock reference pin. Therefore, if the McBSP2 sample rate
generator (SRG) is used, the only reference clock available to the SRG is a programmable clock from the MPU
domain.
3.8.7 Multimedia Card/Secure Digital (MMC/SDIO2) Interface
The MMC/SDIO2 host controller provides an interface between OMAP5912 and MMC/SD/SDIO memory
cards, and handles MMC/SD transactions with minimum local host intervention. The following combinations
of external devices are supported:
One or more MMC memory cards sharing the same bus
One single SD memory card or SDIO card
The application interface is responsible for managing transaction semantics; the MMC/SDIO2 host controller
deals with MMC/SDIO protocol at transmission level, packing data, adding CRC, start/end bit and checking
for syntactical correctness. SD mode wide bus width is also supported (1- or 4-bit data lines).
The application interface can send every MMC/SDIO command and either poll for the status of the adapter
or wait for an interrupt request, which is sent back in case of exceptions or to warn for end of operations. The
application interface can read card responses or flag register. It can also mask individually interrupt sources.
All these operations can be performed reading and writing control registers. The MMC/SDIO2 peripheral also
supports two DMA channels.