
Functional Overview
168
December 2003 Revised March 2005
SPRS231D
The main features of the LCD controller are:
Dedicated 64-entry
×
16-bit FIFO
Dedicated LCD DMA channel for LCD display
Programmable display including support for 2-, 4-, 8-, 12-, and 16-bit graphics modes
Programmable display resolutions up to 1024 pixels by 1024 lines (assuming sufficient system bandwidth)
Support for passive monochrome (STN) displays
Support for passive color (STN) displays
Support for active color (TFT) displays
Patented dithering algorithm, providing:
Programmable pixel rate
Pixel clock plus horizontal and vertical synchronization signals
ac-bias drive signal
Active display enable signal
15 grayscale levels for monochrome passive displays
3375 colors for color passive displays
65536 colors for active color displays
256-entry
×
12-bit palette
3.5.5 LCDCONV (MPU Only)
This module enables to provide a 16-bit to 18-bit LCD data conversion to the LCD interface. It supports two
operating modes:
16-bit LCD mode
18-bit LCD mode
The mode switching is done by software by setting a dedicated bit in its control register. The software is also
able to know which mode is currently in use by looking in a status register. When 16-bit LCD mode is used,
the module operates in bypass mode, where all the 16-bit LCD pixel data coming from the frame buffer is
directly provided to an external LCD interface. When the 18-bit LCD mode is used, the 16-bit LCD pixel signal
is converted to an 18-bit LCD pixel signal through a Red, Green, Blue color (RGB) lookup table. Then the 18-bit
LCD pixel format adds a LSB bit to the R (coding Red color) and B (Blue color) signals.
3.5.6 Random Number Generator (RNG) (MPU Only)
The MPU secure features include a random-number-generator (RNG) module that provides a true,
nondeterministic noise source for the purpose of generating keys, initializing vectors (IVs), and other
random-number requirements. It is designed for FIPS 140-1 compliance 43, facilitating system certification
to this security standard. It also includes built-in self-test (BIST) logic that allows for the testing of the
randomness of the module output and its compliance with FIPS 140-1 standard. An ANSI X9.17, annex C
post-processor is available to meet the NIST requirements of FIPS 140-1.
The RNG module is made of a hardware-based nondeterministic random-number-generator core and a
wrapper, which provides bus interface, clock, reset, and test features.
NOTES:
It takes 160 RNG clock cycles to generate a new key.
After each host read access to the key output register, a new key starts to be completed.