
Introduction
74
December 2003 Revised March 2005
SPRS231D
Table 24. ZZG Package Terminal Characteristics (Continued)
ZZG
BALL
NO.
SUPPLY
RESET
STATE
#
OTHER
BUFFER
STRENGTH
§
PULLUP/
PULLDN
MUX CTRL SETTING
TYPE
SIGNAL NAME
Y2
OSC1_IN
I
NA
E
NA
NA
W3
OSC1_OUT
O
NA
E
NA
NA
Y1
FLASH.CS1U
O
RegA[2:0] = 000
3 mA (Hv)
A, F
1
DV
DD5
GPIO16
I/O
RegA[2:0] = 111
2 mA (Lv)
V4
FLASH.WP
O
NA
2 mA (Lv)
3 mA (Hv)
A
0
DV
DD5
W2
FLASH.WE
O
NA
2 mA (Lv)
3 mA (Hv)
A
1
DV
DD5
W1
FLASH.RP
O
RegF[23:21] = 000
3 mA (Hv)
A
0
DV
DD5
FLASH.CS2UWE
O
RegF[23:21] = 001
2 mA (Lv)
U4
FLASH.OE
O
NA
2 mA (Lv)
3 mA (Hv)
A
1
DV
DD5
E1 L7
K3 K4
L8 F2
J3 J4
J2
FLASH.A[25:17]
O
NA
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
K7
FLASH.A[16]
O
Reg11[5:3] = 000
PU20,
PD20
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
H3
FLASH.A[15]
O
Reg11[8:6] = 000
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
H4
FLASH.A[14]
O
Reg11[11:9] = 000
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
K8
FLASH.A[13]
O
Reg11[14:12] = 000
2 mA (Lv)
3 mA (Hv)
A, G1
1
DV
DD5
G2
FLASH.A[12]
O
Reg11[17:15] = 000
PU20,
PD20
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
G3
FLASH.A[11]
O
Reg11[20:18] = 000
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
G4
FLASH.A[10]
O
Reg11[23:21] = 000
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
F3
FLASH.A[9]
O
Reg11[26:24] = 000
PU20,
PD20
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
J7
FLASH.A[8]
O
Reg12[5:3] = 000
2 mA (Lv)
3 mA (Hv)
A, G1
0
DV
DD5
I = Input, O = Output, Z = High-Impedance
PD20 = 20-
μ
A internal pulldown, PD100=100-
μ
A internal pulldown, PU20 = 20-
μ
A internal pullup, PU100 = 100-
μ
A internal pullup. Pullup or
pulldown can be enabled or disabled by software.
§
Lv = Low voltage (1.65 V), Hv = High voltage (2.5 V)
A = Standard LVCMOS input/output
G1 = Terminal may be gated by BFAIL
B = SUBLVDS input/ouput
G2 = Terminal may be gated by GPIO9 and MPUIO3
C = USB transceiver input/ouput
G3 = Terminal my be gated by BFAIL and OMAP5912 Internal Reset
D = I
2
C input/output buffers
H1 = Terminal may be 3-stated by BFAIL input
E = Analog oscillator terminals
H3 = MCSI1.DOUT pin can be forced into a high-impedance
F = Boundary-scannable terminal
state by the OMAP5912 HIGH_IMP3 control bit
K = Output buffer includes a serial resistor of 20
to match with PCB line impedance and ensure proper signal integrity
#
Z = High-Impedance, LZ = Low-Impedance (pin is driven), 1 = Output driven high, 0 = Output driven low
NOTES:
3. NA denotes no multiplexing on the ball
4. ‘Regx’ denotes the terminal multiplexing register that controls the specified terminal where Regx = FUNC_MUX_CTRL_x