參數(shù)資料
型號: MT8LLN22NCNE
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, PBGA316
封裝: 27 X 27 MM, PLASTIC, BGA-316
文件頁數(shù): 27/145頁
文件大?。?/td> 2285K
代理商: MT8LLN22NCNE
Coppertail Product Specification
MT8LLN22NCNE.fm – Rev. 1, Pub. 2/02
122
2002, Micron Technology Inc.
PRELIMINARY
MT8LLN22NCNE
COPPERTAIL
FUNCTIONAL DESCRIPTION
PCI Bus
Transactions on the PCI bus may either be initiated
by the I/O controller as a PCI bus master, or accepted
by the I/O controller as a PCI bus target.
I/O Controller Initiated PCI Transaction
Types
Table 21 identifies each of the potential transaction
types initiated by the I/O controller and executed on
the PCI bus. The I/O controller does not perform any
transaction type not listed in Table 21 when operating
as a bus master.
PCI Initiated Transaction Types
Table 22 identifies each of the potential transaction
types initiated on the PCI bus and accepted by the I/O
controller, as well as the actions performed in
response to each of these transaction types. The I/O
controller does not perform any transaction type not
listed in.
Table 21
I/O Controller to PCI Transaction Types
TRANSACTION TYPE
ACTION
MEMORY READ
Bus mastering READs initiated by IDE, USB, and LPC.
MEMORY READ LINE
Bus mastering READs initiated by IDE, USB, and LPC.
MEMORY WRITE
Bus mastering WRITEs initiated by IDE, USB, and LPC.
MEMORY WRITE AND INVALIDATE
Bus mastering WRITEs initiated by IDE, USB, and LPC.
Table 22
PCI Initiated Transaction Types
TRANSACTION TYPE
ACTION
INTERRUPT ACKNOWLEDGE
Issued by the Host to PCI bridge only.
SPECIAL CYCLE
Issued by the Host to PCI bridge only. Accepted cycles include
SHUTDOWN, HALT, and STOP CLOCK ACKNOWLEDGE.
I/O READ
I/O READ cycles may be either positively or subtractively
decoded. I/O reads not directed to an internal device are for-
warded to the LPC bus.
I/O WRITE
I/O WRITE cycles may be either positively or subtractively
decoded. I/O WRITEs not directed to an internal device are for-
warded to the LPC bus.
MEMORY READ
MEMORY READs may be treated as PCI delayed reads to free
up the PCI bus for other activities. MEMORY READs not
directed to an internal device are forwarded to the LPC bus.
MEMORY WRITE
MEMORY WRITEs directed to the I/O controller may be posted.
MEMORY WRITEs not directed to an internal device are for-
warded to the LPC bus.
MEMORY READ MULTIPLE
Treated the same as MEMORY READ cycle.
MEMORY READ LINE
Treated the same as MEMORY READ cycle.
CONFIGURATION READ
Type-0 configuration cycles supported.
CONFIGURATION WRITE
Type-0 configuration cycles supported.
MEMORY WRITE AND INVALIDATE
Treated the same as MEMORY WRITE cycle.
相關(guān)PDF資料
PDF描述
MTB10N40ET4 10 A, 400 V, 0.55 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB15N06V 15 A, 60 V, 0.12 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB15N06VT4 15 A, 60 V, 0.12 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB16N25E 16 A, 250 V, 0.25 ohm, N-CHANNEL, Si, POWER, MOSFET
MTB16N25ET4 16 A, 250 V, 0.25 ohm, N-CHANNEL, Si, POWER, MOSFET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT8LLN22NCNE-A 制造商:Micron Technology Inc 功能描述:COPPERTAIL CHIPSET - Trays
MT8LLN22NCNE-A2 制造商:Micron Technology Inc 功能描述:COPPERTAIL CHIPSET AND MOTHERBOARD - Trays
MT8LSDF3264WG-133D1 制造商:Micron Technology Inc 功能描述:256MB 32MX64 SYNCH DRAM MODULE MICRO DIMM 3.3V - Trays
MT8LSDT1664 制造商:Micron Technology Inc 功能描述:128MB 16MX64 SDRAM MODULE PBF DIMM 3.3V - Trays
MT8LSDT1664AG-10EB1 制造商:Micron Technology Inc 功能描述:DRAM MOD SDRAM 1GBIT 168UDIMM - Trays