參數(shù)資料
型號(hào): IBM21P100BGC
元件分類: 總線控制器
英文描述: PCI BUS CONTROLLER, PBGA304
封裝: 31 X 31 MM, PLASTIC, BGA-304
文件頁數(shù): 71/144頁
文件大?。?/td> 5197K
代理商: IBM21P100BGC
IBM21P100BGC
IBM 133 PCI-X Bridge R2.0
Bus Operation
Page 32 of 144
ppb20_operations.fm.01
October 15, 2001
The bridge also supports Type 1 to Type 1 forwarding of configuration write transactions upstream to
allow for the generation of upstream special cycle transactions, as described in
upstream Type 1 configuration read transactions are ignored by the bridge.
The bridge forwards Type 1 to Type 1 configuration read and configuration write transactions as delayed
transactions in the PCI mode and as split transactions in the PCI-X mode.
3.4.4 Special Cycle Generation by the Bridge
The Type 1 configuration transaction format may be used to generate special cycle transactions in hierar-
chical PCI/PCI-X systems. Special cycle transactions can be generated from Type 1 configuration write trans-
actions in either the upstream or the downstream direction.
The bridge initiates a special cycle on the destination bus when a Type 1 configuration write transaction is
detected on the initiating bus and the following conditions are met during the address phase:
The command is a configuration write;
Address bits AD(1:0) are b‘01’;
The device number in address bits AD(15:11) is equal to b‘11111’;
The function number in address bits AD(10:8) is equal to b‘111’;
The register number in address bits AD(7:2) is equal to b‘000000’; and
The specified bus number is the same as the value in the bridge’s secondary bus number register (for
downstream transactions) or matches the value in its primary bus number register (for upstream transac-
tions).
When the bridge initiates the transaction on the destination interface, the command is changed from a config-
uration write to a special cycle. Devices that use special cycles ignore the address and decode only the bus
command. The data phase contains the special cycle message. The transaction is forwarded as a delayed
transaction in PCI mode and as a split transaction in PCI-X mode. Once the transaction is completed on the
destination bus through the detection of the master abort condition, the bridge completes the transaction on
the originating bus by accepting the retry of the delayed command in the PCI mode or by generating a
completion message in the PCI-X mode.
Special cycle transactions received by the bridge as a target are ignored.
相關(guān)PDF資料
PDF描述
IBM25403GCX-3JC76C2 RISC PROCESSOR, PQFP16
IBM25405GP-3BA200C2 RISC PROCESSOR, PBGA456
IBM25EMPPC603EFG-100 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240
IBM25EMPPC603EBG-100 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255
IBM25EMPPC740LDBC4000 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IBM24L5086 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述:
IBM25403GCX-3BC80C2 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA
IBM25403GCX-3JC50C2 制造商:IBM 功能描述:403GCX-3JC50C2
IBM25403GCX-3JC66C2 制造商:IBM 功能描述:
IBM25403GCX3JC76C2 制造商:IBM 功能描述: