- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄67681 > IBM21P100BGC PCI BUS CONTROLLER, PBGA304 PDF資料下載
參數(shù)資料
| 型號(hào)： | IBM21P100BGC |
| 元件分類： | 總線控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA304 |
| 封裝： | 31 X 31 MM, PLASTIC, BGA-304 |
| 文件頁(yè)數(shù)： | 3/144頁(yè) |
| 文件大?。?/td> | 5197K |
| 代理商： | IBM21P100BGC |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)
IBM21P100BGC
IBM 133 PCI-X Bridge R2.0
Clocking and Reset
Page 100 of 144
ppb20_clock_reset.fm.01
October 15, 2001
6.3.1 Primary Interface
The primary interface is capable of operating in either the conventional PCI mode or in the PCI-X mode, at
any of the defined frequency ranges. When the IBM 133 PCI-X Bridge R2.0 is used on an add-in card, the
M66EN and PCIXCAP pins on the card edge connector should be left unconnected (except for a required
decoupling capacitor to provide an AC return path) to indicate this maximum capability. As defined by Section
9.10 of the
PCI-X Addendum to the PCI Local Bus Specification, an add-in card’sPCIXCAP pin mustbe
consistent with the 133 MHz Capable bit in the PCI-X Bridge Status register. When the bridge is used on a
motherboard, the system designer should wire the M66EN and PCIXCAP signal networks to all clients on the
bus in the architected fashion to achieve the desired results.
The bridge does not have I/O pins for the M66EN or PCIXCAP signals on its primary interface. The bridge
adjusts its internal configuration (including its internal PLL, if appropriate) solely on the basis of the initializa-
tion pattern it detects on the signals P_DEVSEL#, P_STOP#, and P_TRDY# at the rising edge of P_RST#. If
the internal PLL is being used (the bus is configured in the PCI-X mode), a maximum of 100
sfrom the rising
edge of P_RST# is required to lock the PLL to the frequency of the clock supplied on the P_CLK input.
6.3.2 Secondary Interface
The secondary interface is also capable of operating in either the conventional PCI mode or in the PCI-X
mode, at any of the defined frequency ranges. Since the bridge acts as the central resource for the secondary
bus, it controls the mode and frequency determination process. As recommended by Section 14.2 of the
PCI-X Addendum to the PCI Local Bus Specification, the bridge uses a programmable pull-up circuit to
accomplish this.
Figure 6-1 shows the programmable pull-up circuit and the structure of the network that is
connected to the S_PCIXCAP input of the bridge. Examples of the connections that are expected when
PCI-X 66, PCI-X 133, and conventional PCI clients are attached to the bus are also shown (see the
PCI-X
Addendum for details). There are two pull-up resistors in the circuit. The first is an external weak pull-up
whose value of 56k
is selected to set the voltage of the S_PCIXCAP input below its low threshold when a
PCI-X 66 client is attached. The second is a strong pull-up, externally wired between the S_PCIXCAP and
S_PCIXCAP_PU pins on the module. Its value of 1k
is selected to set the voltage of the S_PCIXCAP input
above its high threshold when all clients on the bus are only PCI-X 66 capable.
During the mode and frequency determination process, the S_PCIXCAP_PU driver is initially disabled, effec-
tively removing the strong pull-up resistor from the circuit. The bridge begins by sampling the value on its
S_PCIXCAP input. If it detects a b’0’ value, one or more clients have either pulled the network to ground (if
they are PCI-X 66 capable) or tied it to ground (if they are only capable of conventional PCI operation). To
distinguish between these two cases, the bridge then enables its S_PCIXCAP_PU driver to put the strong
pull-up into the circuit. If, after a sufficient time, the S_PCIXCAP input remains at a b’0’ value, the network
must be tied to ground by one or more clients, and the bus is initialized to the conventional PCI mode. If the
network can be pulled up, one or more clients are capable of only PCI-X 66 operation (and there are no
conventional PCI devices), so the bus is initialized to PCI-X 66 mode.
If the bridge initially samples a b’1’ value on the S_PCIXCAP input, then all clients on the bus are capable of
PCI-X 133 operation. The bridge then samples the S_SEL100 input to distinguish between the 66-100 MHz
and the 100-133 MHz clock frequency ranges. If it detects a b’1’ value on the S_SEL100 input, the bus is
initialized with the PCI-X 100 initialization pattern. If the value is b’0’, the PCI-X 133 initialization pattern is
used. These two ranges allow adjustment of the clock frequency to account for bus loading conditions.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IBM25403GCX-3JC76C2 | RISC PROCESSOR, PQFP16 |
| IBM25405GP-3BA200C2 | RISC PROCESSOR, PBGA456 |
| IBM25EMPPC603EFG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, PQFP240 |
| IBM25EMPPC603EBG-100 | 32-BIT, 100 MHz, RISC PROCESSOR, CBGA255 |
| IBM25EMPPC740LDBC4000 | 32-BIT, 400 MHz, RISC PROCESSOR, CBGA255 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IBM24L5086 | 制造商:AVED MEMORY PRODUCTS 功能描述: 制造商:AVED Memory Products 功能描述: |
| IBM25403GCX-3BC80C2 | 制造商:IBM 功能描述:RISC PROCESSOR, 160 Pin Plastic BGA |
| IBM25403GCX-3JC50C2 | 制造商:IBM 功能描述:403GCX-3JC50C2 |
| IBM25403GCX-3JC66C2 | 制造商:IBM 功能描述: |
| IBM25403GCX3JC76C2 | 制造商:IBM 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。