參數(shù)資料
型號： UPD488448FB-C80-45-DQ1
廠商： NEC Corp.
英文描述： 128 M-bit Direct Rambus⑩ DRAM
中文描述： 128 M位DRAM的直接Rambus的⑩
文件頁數(shù)： 49/80頁
文件大?。?/td> 1902K
代理商： UPD488448FB-C80-45-DQ1
Data Sheet M14837EJ3V0DS00
49
μ
PD488448 for Rev. P
Figure 23-1 summarizes the transition conditions needed for moving between the various power states. Note that
NAP and PDN have been divided into two substates (NAP-A/NAP-S and PDN-A/PDN-S) to account for the fact that a
NAP or PDN exit may be made to either ATTN or STBY states.
Figure 23-1 Power State Transition Diagram
automatic
automatic
a
a
a
a
ATTNR
ATTNW
ATTN
STBY
SETR/CLRR
NAP-A
NAPR RLXR
Notation:
SETR/CLRR - SETR/CLRR Reset sequence in SRQ packet
PDNR - PDNR command in ROWR packet
NAPR - NAPR command in ROWR packet
RLXR - RLX command in ROWR packet
RLX - RLX command in ROWR,COLC,COLX packets
SIO0 - SIO0 input value
PDEV.CMD - (PDEV=DEVID)(CMD=01)
ATTN - ROWA packet(non-broadcast) or ROWR packet
(non-broadcast) with ATTN command
t
NLIMIT
NAP
NAP-S
PDEV.CMDSIO0
NAPR RLXR
PDEV.CMDSIO0
PDN-A
PDNR RLXR
PDN
PDN-S
PDEV.CMDSIO0
PDNR RLXR
PDEV.CMDSIO0
N
P
A
R
At initialization, the SETR/CLRR Reset sequence will put the RDRAM into PDN-S state. The PDN exit sequence
involves an optional PDEV specification and bits on the CMD and SIO
IN
pins.
Once the RDRAM is in STBY, it will move to the ATTN/ATTNR/ATTNW states when it receives a non-broadcast
ROWA packet or non-broadcast ROWR packet with the ATTN command. The RDRAM returns to STBY from these
three states when it receives a RLX command. Alternatively, it may enter NAP or PDN state from ATTN or STBY
states with a NAPR or PDNR command in an ROWR packet. The PDN or NAP exit sequence involves an optional
PDEV specification and bits on the CMD and SIO0
pins. The RDRAM returns to the ATTN or STBY state it was
originally in when it first entered NAP or PDN.
An RDRAM may only remain in NAP state for a time t
NLIMIT
. It must periodically return to ATTN or STBY.
The NAPRC command causes a napdown operation if the RDRAM’s NCBIT is set. The NCBIT is not directly visible.
It is undefined on reset. It is set by a NAPR command to the RDRAM, and it is cleared by an ACT command to the
RDRAM. It permits a controller to manage a set of RDRAMs in a mixture of power states.
STBY state is the normal idle state of the RDRAM. In this state all banks and sense amps have usually been left
precharged and ROWA and ROWR packets on the ROW pins are being monitored. When a non-broadcast ROWA
packet or non-broadcast ROWR packet(with the ATTN command) packet addressed to the RDRAM is seen, the
RDRAM enters ATTN state (see the right side of Figure 23-2). This requires a time t
SA
during which the RDRAM
activates the specified row of the specified bank. A time TFRM
t
CYCLE
after the ROW packet, the RDRAM will be able
to frame COL packets (TFRM is a control register field – see Figure 22-1(5/7) “
TFRM Register
”). Once in ATTN
state, the RDRAM will automatically transition to the ATTNW and ATTNR states as it receives WR and RD
commands.
相關(guān)PDF資料
PDF描述
UPD488448FB-C80-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C60-53-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FF-C80-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD4990AG-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4991ACX-A 制造商:Renesas Electronics Corporation 功能描述:
UPD4992CX-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD50256CP15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
UPD50256CP-15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*