參數(shù)資料
型號(hào)： UPD488448FB-C80-45-DQ1
廠商： NEC Corp.
英文描述： 128 M-bit Direct Rambus⑩ DRAM
中文描述： 128 M位DRAM的直接Rambus的⑩
文件頁(yè)數(shù)： 17/80頁(yè)
文件大?。?/td> 1902K
代理商： UPD488448FB-C80-45-DQ1
Data Sheet M14837EJ3V0DS00
17
μ
PD488448 for Rev. P
6. ROW-to-ROW Packet Interaction
Figure 6-1 shows two packets on the ROW pins separated by an interval t
RRDELAY
which depends upon the packet
contents. No other ROW packets are sent to banks {Ba, Ba+1, Ba-1} between packet “a” and packet “b” unless
noted otherwise.
Figure 6-1 ROW-to-ROW Packet Interaction - Timing
CTM/CFM
DQA7..0
DQB7..0
COL4
..COL0
ROW2
..ROW0
T
0
T
4
T
8
T
12
T
1
T
5
T
9
T
13
T
2
T
6
T
10
T
14
T
3
T
7
T
11
T
15
T
16
T
T
17
T
18
T
19
Transaction a: ROPa
Transaction b: ROPb
a0 = {Da,Ba,Ra}
b0= {Db,Bb,Rb}
t
RRDELAY
ROPa a0
ROPb b0
Table 6-1 summarizes the t
RRDELAY
values for all possible cases.
Cases RR1 through RR4 show two successive ACT commands. In case RR1, there is no restriction since the ACT
commands are to different devices. In case RR2, the t
RR
restriction applies to the same device with non-adjacent
banks. Cases RR3 and RR4 are illegal (as shown) since bank Ba needs to be precharged. If a PRER to Ba, Ba+1,
or Ba-1 is inserted, t
RRDELAY
is t
RC
(t
RAS
to the PRER command, and t
RP
to the next ACT).
Cases RR5 through RR8 show an ACT command followed by a PRER command. In cases RR5 and RR6, there are
no restrictions since the commands are to different devices or to non-adjacent banks of the same device. In cases
RR7 and RR8, the t
RAS
restriction means the activated bank must wait before it can be precharged.
Cases RR9 through RR12 show a PRER command followed by an ACT command. In cases RR9 and RR10, there
are essentially no restrictions since the commands are to different devices or to non-adjacent banks of the same
device. RR10a and RR10b depend upon whether a bracketed bank (Ba+-1) is precharged or activated. In cases
RR11 and RR12, the same and adjacent banks must all wait t
RP
for the sense amp and bank to precharge before
being activated.
Cases RR13 through RR16 summarize the combinations of two successive PRER commands. In case RR13 there
is no restriction since two devices are addressed. In RR14, t
PP
applies, since the same device is addressed. In
RR15 and RR16, the same bank or an adjacent bank may be given repeated PRER commands with only the t
PP
restriction.
Two adjacent banks can’t be activate simultaneously. A precharge command to one bank will thus affect the state of
the adjacent banks (and sense amps). If bank Ba is activate and a PRER is directed to Ba, then bank Ba will be
precharged along with sense amps Ba-1/Ba and Ba/Ba+1. If bank Ba+1 is activate and a PRER is directed to Ba,
then bank Ba+1 will be precharged along with sense amps Ba/Ba+1 and Ba+1/Ba+2. If bank Ba-1 is activate and a
PRER is directed to Ba, then bank Ba-1 will be precharged along with sense amps Ba/Ba-1 and Ba-1/Ba-2.
A ROW packet may contain commands other than ACT or PRER. The REFA and REFP commands are equivalent
to ACT and PRER for interaction analysis purposes. The interaction rules of the NAPR, NAPRC, PDNR, RLXR,
ATTN, TCAL, and TCEN commands are discussed in later section (see Table 3-2 for cross-ref).
相關(guān)PDF資料
PDF描述
UPD488448FB-C80-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C60-53-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FF-C80-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD4990AG-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4991ACX-A 制造商:Renesas Electronics Corporation 功能描述:
UPD4992CX-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD50256CP15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
UPD50256CP-15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*