參數(shù)資料
型號： UPD488448FB-C80-45-DQ1
廠商： NEC Corp.
英文描述： 128 M-bit Direct Rambus⑩ DRAM
中文描述： 128 M位DRAM的直接Rambus的⑩
文件頁數(shù)： 39/80頁
文件大?。?/td> 1902K
代理商： UPD488448FB-C80-45-DQ1
Data Sheet M14837EJ3V0DS00
39
μ
PD488448 for Rev. P
22. Control Register Summary
Table 22-1 summarizes the RDRAM control registers. Detail is provided for each control register in Figure 22-1.
Read-only bits which are shaded gray are unused and return zero. Read-write bits which are shaded gray are
reserved and should always be written with zero. The RIMM
SPD Application Note (DL-0054) of Rambus Inc.
describes additional read-only configuration registers which are present on Direct RIMMs.
The state of the register fields are potentially affected by the IO Reset operation or the SETR/CLRR operation. This
is indicated in the text accompanying each register diagram.
Table 22-1 Control Register Summary (1/2)
SA11..SA0
Register
Field
read-write/ read-only
Description
021
16
INIT
SDEVID
read-write, 6 bits
Serial device ID. Device address for control register read/write.
PSX
read-write, 1 bit
Power select exit. PDN/NAP exit with device addr on DQA5..0.
SRP
read-write, 1 bit
SIO repeater. Used to initialize RDRAM.
NSR
read-write, 1 bit
NAP self-refresh. Enables self-refresh in NAP mode.
PSR
read-write, 1 bit
PDN self-refresh. Enables self-refresh in PDN mode.
LSR
read-write, 1 bit
Low power self-refresh. Enables low power self-refresh.
TEN
read-write, 1 bit
Temperature sensing enable.
TSQ
read-write, 1 bit
Temperature sensing output.
DIS
read-write, 1 bit
RDRAM disable.
022
16
TEST34
TEST34
read-write, 16 bits
Test register.
023
16
CNFGA
REFBIT
read-only, 3 bits
Refresh bank bits. Used for multi-bank refresh.
DBL
read-only, 1 bit
Double. Specifies doubled-bank architecture.
MVER
read-only, 6 bits
Manufacturer version. Manufacturer identification number.
PVER
read-only, 6 bits
Protocol version. Specifies version of Direct protocol supported.
024
16
CNFGB
BYT
read-only, 1 bit
Byte. Specifies an 8-bit or 9-bit byte size.
DEVTYP
read-only, 3 bits
Device type. Device can be RDRAM or some other device category.
SPT
read-only, 1 bit
Split-core. Each core half is an individual dependent core.
CORG
read-only, 6 bits
Core organization. Bank, row, column address field sizes.
SVER
read-only, 6 bits
Stepping version. Mask version number.
040
16
DEVID
DEVID
read-write, 5 bits
Device ID. Device address for memory read/write.
041
16
REFB
REFB
read-write, 4 bits
Refresh bank. Next bank to be refreshed by self-refresh.
042
16
REFR
REFR
read-write, 9 bits
Refresh row. Next row to be refreshed by REFA, self-refresh.
043
16
CCA
CCA
read-write, 7 bits
Current control A. Controls I
OL
output current for DQA.
ASYMA
read-write, 1 bits
Asymmetry control. Controls asymmetry of V
OL
/V
OH
swing for DQA.
044
16
CCB
CCB
read-write, 7 bits
Current control B. Controls I
OL
output current for DQB.
ASYMB
read-write, 1 bits
Asymmetry control. Controls asymmetry of V
OL
/V
OH
swing for DQB.
045
16
NAPX
NAPXA
read-write, 5 bits
NAP exit. Specifies length of NAP exit phase A.
NAPX
read-write, 5 bits
NAP exit. Specifies length of NAP exit phase A + phase B.
DQS
read-write, 1 bit
DQ select. Selects CMD framing for NAP/PDN exit.
046
16
PDNXA
PDNXA
read-write, 13 bits
PDN exit. Specifies length of PDN exit phase A.
相關PDF資料
PDF描述
UPD488448FB-C80-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C60-53-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FF-C80-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
相關代理商/技術參數(shù)
參數(shù)描述
UPD4990AG-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4991ACX-A 制造商:Renesas Electronics Corporation 功能描述:
UPD4992CX-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD50256CP15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
UPD50256CP-15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*