參數(shù)資料
型號(hào)： UPD488448FB-C80-45-DQ1
廠商： NEC Corp.
英文描述： 128 M-bit Direct Rambus⑩ DRAM
中文描述： 128 M位DRAM的直接Rambus的⑩
文件頁數(shù)： 33/80頁
文件大小： 1902K
代理商： UPD488448FB-C80-45-DQ1
Data Sheet M14837EJ3V0DS00
33
μ
PD488448 for Rev. P
19. Control Register Transactions
The RDRAM has two CMOS input pins SCK and CMD and two CMOS input/output pins SIO0 and SIO1. These
provide serial access to a set of control registers in the RDRAM. These control registers provide configuration
information to the controller during the initialization process. They also allow an application to select the appropriate
operating mode of the RDRAM. SCK (serial clock) and CMD (command) are driven by the controller to all RDRAMs
in parallel. SIO0 and SIO1 are connected (in a daisy chain fashion) from one RDRAM to the next. In normal
operation, the data on SIO0 is repeated on SIO1, which connects to SIO0 of the next RDRAM (the data is repeated
from SIO1 to SIO0 for a read data packet). The controller connects to SIO0 of the first RDRAM.
Write and read transactions are each composed of four packets, as shown in Figure 19-1 and Figure 19-2. Each
packet consists of 16 bits, as summarized in Table 20-1 and Table 20-2. The packet bits are sampled on the falling
edge of SCK. A transaction begins with a SRQ (Serial Request) packet. This packet is framed with a 11110000
pattern on the CMD input (note that the CMD bits are sampled on both the falling edge and the rising edge of SCK).
The SRQ packet contains the SOP3..SOP0 (Serial Opcode) field, which selects the transaction type. The
SDEV5..SDEV0 (Serial Device address) selects one of the 32 RDRAMs. If SBC (Serial Broadcast) is set, then all
RDRAMs are selected. The SA (Serial Address) packet contains a 12 bit address for selecting a control register.
A write transaction has a SD (Serial Data) packet next. This contains 16 bits of data that is written into the selected
control register. A SINT (Serial Interval) packet is last, providing some delay for any side-effects to take place. A
read transaction has a SINT packet, then a SD packet. This provides delay for the selected RDRAM to access the
control register. The SD read data packet travels in the opposite direction (towards the controller) from the other
packet types. The SCK cycle time will accommodate the total delay.
Figure 19-1 Serial Write (SWR) Transaction to Control Register
SRQ - SWR command
1111
00000000...00000000
SRQ - SWR command
0000
SA
SA
SD
SD
SINT
SINT
00000000...00000000
00000000...00000000
00000000...00000000
SCK
CMD
SIO0
SIO1
T
4
T
36
T
20
T
52
T
68
Each packet is repeated
from SIO0 to SIO1
1
1
1
1
0
0
0
0
1111
next transaction
Figure 19-2 Serial Read (SRD) Transaction Control Register
SRQ - SRD command
1111
00000000...00000000
SRQ - SRD command
0000
SA
SA
SINT
SINT
SD
SD
00000000...00000000
00000000...00000000
00000000...00000000
SCK
CMD
SIO
0
SIO
1
T
4
T
36
T
20
T
52
T
68
First 3 packets are repeated
from SIO0 to SIO1
1
1
1
1
0
0
0
0
1111
next transaction
0
0
addressed RDRAM devices
0/SD15..SD0/0 on SIO0
controller drives
0 on SIO0
non addressed RDRAMs pass
0/SD15..SD0/0 from SIO1 to SIO0
0
0
相關(guān)PDF資料
PDF描述
UPD488448FB-C80-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C71-45-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FB-C60-53-DQ2 128 M-bit Direct Rambus⑩ DRAM
UPD488448FF-C80-45-DQ1 128 M-bit Direct Rambus⑩ DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD4990AG-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD4991ACX-A 制造商:Renesas Electronics Corporation 功能描述:
UPD4992CX-A 制造商:Renesas Electronics 功能描述:Cut Tape
UPD50256CP15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
UPD50256CP-15 制造商:HIT 功能描述:50256 HITACHI'86 SMT N9F8A
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*