- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97869 > DS3112N (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | DS3112N |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA256 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件頁數(shù)： | 62/134頁 |
| 文件大小： | 900K |
| 代理商： | DS3112N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁當前第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁
DS3112
33 of 134
Bit 2 / T3 C-Bit Parity Mode Enable (CBEN). This bit is only active when the device is T3 Mode.
When this bit is set low, C-Bit Parity is defeated and the C Bits are sourced from the M23 Multiplexer
Block (see Figure 1A). This bit should not be set low in the T3 Unchannelized Mode (UNCHEN = 1).
When this bit is set high, C-Bit Parity mode is enabled and the C Bits are sourced from the T3 Framer
Block (see Figures 1A and 1C).
0 = disable C-Bit Parity mode (also known as the M23 Mode)
1 = enable C-Bit Parity mode
Bit 3 / Automatic One Second Error Counters Update Defeat (AECU). When this bit is set low, the
device will automatically update the T3/E3 performance error counters on an internally created one
second boundary. The Host will be notified of the update via the setting of the OST status bit in the
Master Status Register. In this mode, the Host has a full one second period to retrieve the error
information before if will be overwritten with the next update. When this bit is set high, the device will
defeat the automatic one second update and enable a manual update mode. In the manual update mode,
the device relies on either the Framer Manual Error Counter Update (FRMECU) hardware input signal or
the MECU control bit to update the error counters. The FRMECU hardware input signal and MECU
control bit are logically OR’ed and hence a zero to one transition on either will initiate an error counter
update to occur. After either the FRMECU signal or MECU bit has toggled, the Host must wait at least
100 ns before reading the error counters to allow the device time to complete the update.
0 = enable the automatic update mode and disable the manual update mode
1 = disable the automatic update mode and enable the manual update mode
Bit 4 / Manual Error Counter Update (MECU). A zero to one transition on this bit will cause the
device to update the performance error counters. This bit is ignored if the AECU control bit is set low.
This bit must be cleared and set again for a subsequent update. This bit is logically OR’ed with the
external FRMECU hardware input signal. After this bit has toggled, the Host must wait at least 100 ns
before reading the error counters to allow the device time to complete the update.
Bit 5 / High Speed (T3/E3) Port Unipolar Enable (UNI). When this bit is set low, the device will
output a bipolar coded signal at HTPOS and HTNEG and expect a bipolar coded signal at HRPOS and
HRNEG. When this bit is set high, the device will output a NRZ coded signal at HTPOS and expect a
NRZ coded signal at HRPOS. In the unipolar mode, the device will force the HTNEG output low and the
HRNEG input is ignored and should be tied low.
In the unipolar mode, the B3ZS and HDB3
coder/decoders should be disabled by setting the ZCSD bit to one (ZCSD = 1).
0 = bipolar mode
1 = unipolar mode
Bit 6 / Loss Of Transmit Clock Mux Control (LOTCMC). The DS3112 can detect if the FTCLK fails
to transition. If this bit is set low, the device will take no action (other than setting the LOTC status bit)
when the FTCLK fails to transition. When this bit is set high, the device will automatically switch to the
input receive clock (HRCLK) when the FTCLK fails and transmit AIS.
0 = do not switch to the HRCLK signal if FTCLK fails to transition
1 = automatically switch to the HRCLK signal if the FTCLK fails to transition and send AIS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3112 | DATACOM, FRAMER, PBGA256 |
| DS3131 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| DS3134 | DATACOM, FRAMER, PBGA256 |
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3112N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112N+W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112NC1 | 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube |
| DS3112ND1E | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS3112RD | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。