- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97869 > DS3112N (DALLAS SEMICONDUCTOR) DATACOM, FRAMER, PBGA256 PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3112N |
| 廠商： | DALLAS SEMICONDUCTOR |
| 元件分類： | Digital Transmission Controller |
| 英文描述： | DATACOM, FRAMER, PBGA256 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-256 |
| 文件頁(yè)數(shù)： | 62/134頁(yè) |
| 文件大小： | 900K |
| 代理商： | DS3112N |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)當(dāng)前第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)
DS3112
33 of 134
Bit 2 / T3 C-Bit Parity Mode Enable (CBEN). This bit is only active when the device is T3 Mode.
When this bit is set low, C-Bit Parity is defeated and the C Bits are sourced from the M23 Multiplexer
Block (see Figure 1A). This bit should not be set low in the T3 Unchannelized Mode (UNCHEN = 1).
When this bit is set high, C-Bit Parity mode is enabled and the C Bits are sourced from the T3 Framer
Block (see Figures 1A and 1C).
0 = disable C-Bit Parity mode (also known as the M23 Mode)
1 = enable C-Bit Parity mode
Bit 3 / Automatic One Second Error Counters Update Defeat (AECU). When this bit is set low, the
device will automatically update the T3/E3 performance error counters on an internally created one
second boundary. The Host will be notified of the update via the setting of the OST status bit in the
Master Status Register. In this mode, the Host has a full one second period to retrieve the error
information before if will be overwritten with the next update. When this bit is set high, the device will
defeat the automatic one second update and enable a manual update mode. In the manual update mode,
the device relies on either the Framer Manual Error Counter Update (FRMECU) hardware input signal or
the MECU control bit to update the error counters. The FRMECU hardware input signal and MECU
control bit are logically OR’ed and hence a zero to one transition on either will initiate an error counter
update to occur. After either the FRMECU signal or MECU bit has toggled, the Host must wait at least
100 ns before reading the error counters to allow the device time to complete the update.
0 = enable the automatic update mode and disable the manual update mode
1 = disable the automatic update mode and enable the manual update mode
Bit 4 / Manual Error Counter Update (MECU). A zero to one transition on this bit will cause the
device to update the performance error counters. This bit is ignored if the AECU control bit is set low.
This bit must be cleared and set again for a subsequent update. This bit is logically OR’ed with the
external FRMECU hardware input signal. After this bit has toggled, the Host must wait at least 100 ns
before reading the error counters to allow the device time to complete the update.
Bit 5 / High Speed (T3/E3) Port Unipolar Enable (UNI). When this bit is set low, the device will
output a bipolar coded signal at HTPOS and HTNEG and expect a bipolar coded signal at HRPOS and
HRNEG. When this bit is set high, the device will output a NRZ coded signal at HTPOS and expect a
NRZ coded signal at HRPOS. In the unipolar mode, the device will force the HTNEG output low and the
HRNEG input is ignored and should be tied low.
In the unipolar mode, the B3ZS and HDB3
coder/decoders should be disabled by setting the ZCSD bit to one (ZCSD = 1).
0 = bipolar mode
1 = unipolar mode
Bit 6 / Loss Of Transmit Clock Mux Control (LOTCMC). The DS3112 can detect if the FTCLK fails
to transition. If this bit is set low, the device will take no action (other than setting the LOTC status bit)
when the FTCLK fails to transition. When this bit is set high, the device will automatically switch to the
input receive clock (HRCLK) when the FTCLK fails and transmit AIS.
0 = do not switch to the HRCLK signal if FTCLK fails to transition
1 = automatically switch to the HRCLK signal if the FTCLK fails to transition and send AIS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3112 | DATACOM, FRAMER, PBGA256 |
| DS3131 | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| DS3134 | DATACOM, FRAMER, PBGA256 |
| DS3150QN | DATACOM, PCM TRANSCEIVER, PQCC28 |
| DS3150Q | DATACOM, PCM TRANSCEIVER, PQCC28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3112N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112N+W | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3112NC1 | 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube |
| DS3112ND1E | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS3112RD | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。