
DS3112
88 of 134
Register Name:
BERTEC0
Register Description:
BERT 24-Bit Error Counter (lower) and Status Information
Register Address:
7Ch
Bit #
765
43210
Name
n/a
RA1
RA0
RLOS
BED
BBCO
BECO
SYNC
Default
---
-----
Bit #
151413
121110
9
8
Name
BEC7
BEC6
BEC5
BEC4
BEC3
BEC2
BEC1
BEC0
Default
000
00000
Note: Bits that are underlined are read only; all other bits are read-write.
Bit 0 / Real Time Synchronization Status (SYNC). Read only real time status of the synchronizer (this
bit is not latched). Will be set when the incoming pattern matches for 32 consecutive bit positions. Will
be cleared when 6 or more bits out of 64 are received in error.
Bit 1 / BERT Error Counter Overflow (BECO). A latched read only event status bit which is set when
the 24-bit BERT Error Counter (BEC) saturates. Cleared when read and will not be set again until
another overflow occurs (i.e. the BEC counter must be cleared and allowed to overflow again). The
setting of this status bit can cause a hardware interrupt to occur if the IEOF bit in BERT Control Register
0 is set to a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The
interrupt will be allowed to clear when this bit is read. See Figure 8.2A.
Bit 2 / BERT Bit Counter Overflow (BBCO). A latched read only event status bit which is set when
the 32-bit BERT Bit Counter (BBC) saturates. Cleared when read and will not be set again until another
overflow occurs (i.e. the BBC counter must be cleared and allowed to overflow again). The setting of
this status bit can cause a hardware interrupt to occur if the IEOF bit in BERT Control Register 0 is set to
a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The interrupt will
be allowed to clear when this bit is read. See Figure 8.2A.
Bit 3 / Bit Error Detected (BED). A latched read only event status bit which is set when a bit error is
detected. The receive BERT must be in synchronization for it to detect bit errors. This bit will be cleared
when read. The setting of this status bit can cause a hardware interrupt to occur if the IEBED bit in BERT
Control Register 0 is set to a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set
to a one. The interrupt will be allowed to clear when this bit is read. See Figure 8.2A.
Bit 4 / Receive Loss Of Synchronization (RLOS). A latched read only alarm status bit which is set
whenever the receive BERT begins searching for a pattern. Once synchronization is achieved, this bit
will remain set until read. A change in this status bit (i.e. the synchronizer goes into or out of
synchronization) can cause a hardware interrupt to occur if the IESYNC bit in BERT Control Register 0
is set to a one and the BERT bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The
interrupt will be allowed to clear when this bit is read. See Figure 8.2A.
Bit 5 / Receive All Zeros (RA0). A latched read only alarm status bit which is set when 31 consecutive
zeros are received. Allowed to be cleared once a one is received.