參數(shù)資料
型號： DS3112N
廠商： DALLAS SEMICONDUCTOR
元件分類： Digital Transmission Controller
英文描述： DATACOM, FRAMER, PBGA256
封裝： 27 X 27 MM, PLASTIC, BGA-256
文件頁數(shù)： 132/134頁
文件大?。?/td> 900K
代理商： DS3112N
DS3112
97 of 134
TFL3
TFL2
TFL1
TFL0
Transmit FIFO Level
0
empty to 15 bytes
0
1
16 to 31 bytes
0
1
0
32 to 47 bytes
0
1
48 to 63 bytes
0
1
0
64 to 79 bytes
0
1
0
1
80 to 95 bytes
0
1
0
96 to 111 bytes
0
1
112 to 127 bytes
1
0
128 to 143 bytes
1
0
1
144 to 159 bytes
1
0
1
0
160 to 175 bytes
1
0
1
176 to 191 bytes
1
0
192 to 207 bytes
1
0
1
208 to 223 bytes
1
0
224 to 239 bytes
1
240 to 256 bytes
Bit 12 / Transmit FIFO Empty (TEMPTY). This read only real time status bit will be set to a one
when the transmit FIFO is empty. It will be cleared when the transmit FIFO contains one or more bytes.
This status bit cannot cause a hardware interrupt.
Bit 13 / Receive FIFO Overrun (ROVR). This latched read only event status bit will be set to a one
each time the receive FIFO overruns. This bit will be cleared when read and will not be set again until
another overrun occurs (i.e. the FIFO has been read from and then allowed to fill up again). The setting
of this bit can cause a hardware interrupt to occur if the ROVR bit in the Interrupt Mask for HSR (IHSR)
register is set to a one and the HDLC bit in the Interrupt Mask for MSR (IMSR) register is set to a one.
The interrupt will be allowed to clear when this bit is read.
Bit 14 / Receive FIFO Empty (REMPTY). This real time bit will be set to a one when the Receive
FIFO is empty and will be set to a zero when the Receive FIFO is not empty.
Bit 15 / Receive Abort Sequence Detected (RABT). This latched read only event status bit will be set
to a one each time the receive HDLC controller detects 7 or more ones in a row during packet reception.
If the receive HDLC is not currently receiving a packet, then 7 or more ones in a row will not trigger this
status bit. This bit will be cleared when read and will not be set again until another abort is detected (at
least one valid flag must be detected before another abort can be detected). The setting of this bit can
cause a hardware interrupt to occur if the RABT bit in the Interrupt Mask for HSR (IHSR) register is set
to a one and the HDLC bit in the Interrupt Mask for MSR (IMSR) register is set to a one. The interrupt
will be allowed to clear when this bit is read.
相關(guān)PDF資料
PDF描述
DS3112 DATACOM, FRAMER, PBGA256
DS3131 SPECIALTY TELECOM CIRCUIT, PBGA256
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS3112N+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112N+W 功能描述:網(wǎng)絡(luò)控制器與處理器 IC TEMPE T3/E3 MUX FRMR & M13/E13/G.747 MUX RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS3112NC1 制造商:Maxim Integrated Products 功能描述:T3 E3 MULTIPLEXER, 3.3V T3/E3 FRAMER AND M13/E13/G.747 MUX - Rail/Tube
DS3112ND1E 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述:
DS3112RD 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*