- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄298813 > AD6652XBC (ANALOG DEVICES INC) SPECIALTY TELECOM CIRCUIT, PBGA256 PDF資料下載
參數(shù)資料
| 型號： | AD6652XBC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | SPECIALTY TELECOM CIRCUIT, PBGA256 |
| 封裝： | 17 X 17 MM, MINI, BGA-256 |
| 文件頁數(shù)： | 76/76頁 |
| 文件大小： | 1802K |
| 代理商： | AD6652XBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁
Preliminary Technical Data
AD6652
Rev. PrC | Page 9 of 76
MICROPROCESSOR PORT TIMING CHARACTERISTICS
All timing specifications valid over VDD range of 2.25 V to 2.75 V and VDDIO range of 3.0 V to 3.6 V.
CLOAD = 40 pF on all outputs, unless otherwise specified.
Table 7.
AD6652
MICROPROCESSOR PORT, MODE INM (MODE = 0)
Temp
Test Level
Min
Typ
Max
Unit
MODE INM WRITE TIMING
tSC
Control1 to
↑CLK Setup Time
Full
IV
2.0
ns
tHC
Control1 to
↑CLK Hold Time
Full
IV
2.5
ns
tHWR
WR( R/W) to RDY(DTACK) Hold Time
Full
IV
7.0
ns
tSAM
Address/Data to WR( R/W) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to RDY(DTACK) Hold Time
Full
IV
5.0
ns
tDRDY
WR( R/W) to RDY(DTACK) Delay
Full
IV
8.0
ns
tACC
WR( R/W) to RDY(DTACK) High Delay
Full
IV
4 × tCLK
5 × tCLK
9 × tCLK
ns
MODE INM READ TIMING
tSC
Control1 to
↑CLK Setup Time
Full
IV
5.0
ns
tHC
Control1 to
↑CLK Hold Time
Full
IV
2.0
ns
tSAM
Address to RD(DS) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
5.0
ns
tDRDY
RD(DS) to RDY(DTACK) Delay
Full
IV
8.0
ns
tACC
RD (DS) to RDY(DTACK) High Delay
Full
IV
8 × tCLK
10 × tCLK
13 × tCLK
ns
AD6652
MICROPROCESSOR PORT, MODE MNM (MODE = 1)
Temp
Test Level
Min
Typ
Max
Unit
MODE MNM WRITE TIMING
tSC
Control1 to
↑CLK Setup Time
Full
IV
2.0
ns
tHC
Control1 to
↑CLK Hold Time
Full
IV
2.5
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tHRW
R/W (WR) to DTACK(RDY) Hold Time
Full
IV
7.0
ns
tSAM
Address/Data To R/W (WR) Setup Time
Full
IV
3.0
ns
tHAM
Address/Data to R/W (WR) Hold Time
Full
IV
5.0
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
8.0
ns
tACC
R/W (WR) to DTACK(RDY) Low Delay
Full
IV
4 × tCLK
5 × tCLK
9 × tCLK
ns
MODE MNM READ TIMING
tSC
Control1 to
↑CLK Setup Time
Full
IV
5.0
ns
tHC
Control1 to
↑CLK Hold Time
Full
IV
2.0
ns
tHDS
DS(RD) to DTACK(RDY) Hold Time
Full
IV
8.0
ns
tSAM
Address to DS(RD) Setup Time
Full
IV
0.0
ns
tHAM
Address to Data Hold Time
Full
IV
5.0
ns
tDDTACK
DS(RD) to DTACK(RDY) Delay
Full
IV
8.0
ns
tACC
DS(RD) to DTACK(RDY) Low Delay
Full
IV
8 × tCLK
10 × tCLK
13 × tCLK
ns
1 Specification pertains to control signals: R/W, (WR), DS, (RD), and CS.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7575JP-REEL | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC20 |
| AD7575KP-REEL | 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC20 |
| AD7741YR-REEL7 | VOLTAGE-FREQUENCY CONVERTER, 6.144 MHz, PDSO8 |
| AD8402AR1-REEL | DUAL 1K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14 |
| AD8402ARU100-REEL | DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6653 | 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver |
| AD6653-125EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD6653 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk 制造商:Analog Devices 功能描述:KIT EVALUATION BOARD AD6653 |
| AD6653-150EBZ | 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk |
| AD6653BCPZ-125 | 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 |
| AD6653BCPZ-150 | 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 制造商:Analog Devices 功能描述:IC, RECEIVER, IF DIVERSITY, LFCSP64 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。