參數(shù)資料
型號： AD6652XBC
廠商： ANALOG DEVICES INC
元件分類： 通信及網(wǎng)絡(luò)
英文描述： SPECIALTY TELECOM CIRCUIT, PBGA256
封裝： 17 X 17 MM, MINI, BGA-256
文件頁數(shù)： 47/76頁
文件大?。?/td> 1802K
代理商： AD6652XBC
Preliminary Technical Data
AD6652
Rev. PrC | Page 51 of 76
to
operate independently of each other,
o connect one of the two AD6652 link ports to one of the
four
gerSHARC link ports. Link Port A is configured through
Register 0x1B and Link Port B is configured through
LINK PORT
The AD6652 has two configurable link ports that provide a
seamless data interface with the TigerSHARC TS-101 series
DSP. Each link port allows the AD6652 to write output data
the receive DMA channel in the TigerSHARC for transfer to
memory. Because they
Note that Bit 0 = 1, Bit 1 = 0, and Bit 2 = 1 is not a valid
configuration. Bit 2 must be set to 0, to output AGC A IQ and
RSSI words on Link Port A and AGC B IQ and RSSI words on
Link Port B.
LINK PORT
A OR B
ADDR 0x1B OR 0x1D BIT 0 = 1, BIT 1 = 0, BIT 2 = 0
PORT
R B
ADDR 0x1B OR 0x1D BIT 0 = 1, BIT 1 = 0, BIT 2 = 1
RT A
ADDR 0x1B AND 0x1D BIT 0 = 1, BIT 1 = 1, BIT 2 = 0
(4 BYTES)
YTES)
(4 BYTES)
AGC A I,
(4 BYTES)
C A RSSI
(4 BYTES)
AGC B I, Q
(4 BYTES)
AGC B RSSI
(4 BYTES)
AGC A I,
(4 BYTES)
AGC A RSSI
(4 BYTES)
AGC A I, Q
(4 BYTES)
AGC A RSSI
(4 BYTES)
AGC B I,
(4 BYTES)
AGC B RSSI
(4 BYTES)
AGC B I, Q
(4 BYTES)
AGC B RSSI
(4 BYTES)
03198-
0-
048
Figure 52. Link Port Data from AGC
LINK PORT TIMING
Both link ports run off of PCLK, which can be externally
provided to the chip (Address 0x1E Bit 0 = 0) or generated from
the master clock of the AD6652 (Address 0x1E Bit 0 = 1). This
register boots to 0 (slave mode) and allows the user to control
the data rate coming from the AD6652. PCLK can be run as fast
as 100 MHz in slave mode.
The link port provides 1-byte data words (LA[7:0], LB[7:0]
pins) and output clocks (LACLKOUT, LBCLKOUT pins) in
response to a ready signal (LACLKIN, LBCLKIN pins) from the
receiver. Each link port transmits 8 bits on each edge of
LCLKOUT, requiring 8 LCLKOUT cycles to complete
transmission of the full 16 bytes of a TigerSHARC quad-word.
Due to the TigerSHARC link port protocol, the AD6652 must
wait at least 6 PCLK cycles after the TigerSHARC is ready to
receive data, as indicated by the TigerSHARC setting the
respective AD6652 LCLKIN pin high. Once the AD6652 link
port has waited the appropriate number of PCLK cycles and has
begun transmitting data, the TigerSHARC does a connectivity
check by sending the AD6652 LCLKIN low and then high while
the data is being transmitted. This tells the AD6652 link port
that the TigerSHARC’s DMA is ready to receive the next quad-
word after completion of the current quad-word. Because the
connectivity check is done in parallel to the data transmission,
the AD6652 is able to stream uninterrupted data to the
TigerSHARC.
LINK
A O
LINK PO
LINK PORT B
AGC A I,
C B I, Q
AGC A I, Q
AGC B I, Q
Q
AG
(4 B
Q
AG
Q
each link port can be connected to a different TigerSHARC or
different link ports on the same TigerSHARC. Figure 50 shows
how t
Ti
Register 0x1D.
AD6652
LCLKIN
LCLKOUT
LDAT
PCLK
T
LCLKIN
igerSHARC
LCLKOUT
LDAT
PCLK
8
03198-0-046
Figure 50. Link Port Connection between AD6652 and TigerSHARC
ATA FORMAT
Each link port can output data to the TigerSHARC in five
different formats: 2-channel, 4-channel, dedicated AGC,
redundant AGC with receive signal strength indicator (RSSI)
word, and redundant AGC without RSSI word. Each format
outputs two bytes of I data and two bytes of Q data to form a
4-byte IQ pair. Because the TigerSHARC link port transfers data
in quad-word (16-byte) blocks, four IQ pairs can make up one
quad-word. If the channel data is selected (Bit 0 = 0 of
0x1B/0x1D), then 4-byte IQ words of the four channels can be
output in succession, or alternating channel pair IQ words can
be output. Figure 51 and Figure 52 show the quad-word
transmitted for each case with corresponding register values for
configuring each link port.
LINK PORT D
LINK PORT
A OR B
CH 0 I, Q
(4 BYTES)
CH 1 I, Q
(4 BYTES)
CH 2 I, Q
(4 BYTES)
CH 3 I, Q
(4 BYTES)
ADDR 0x1B OR 0x1D BIT 0 = 0, BIT 1 = 0
LINK PORT A
CH 0 I, Q
(4 BYTES)
CH 1 I, Q
(4 BYTES)
CH 0 I, Q
(4 BYTES)
CH 1 I, Q
(4 BYTES)
LINK PORT B
CH 2 I, Q
(4 BYTES)
CH 3 I, Q
(4 BYTES)
CH 2 I, Q
(4 BYTES)
CH 3 I, Q
(4 BYTES)
ADDR 0x1B AND 0x1D BIT 0 = 0, BIT 1 = 1
03198-
0-
047
Figure 51. Link Port Data from RCF
If AGC output is selected (Bit 0 = 1), then RSSI information can
be sent with the IQ pair from each AGC. Each link port can be
configured to output data from one AGC, or both link ports can
output data from the same AGC. If both link ports are transmit-
ting the same data, then RSSI information must be sent with the
IQ words (Bit 2 = 0). Note that the actual RSSI word is only
two bytes (12 bits appended with 4 zeros), so the link port sends
two bytes of 0s immediately after each RSSI word to make a full
16-byte quad-word.
D0 D1 D2 D3
D4
D15 D0 D1 D2
NEXT QUAD-WORD
TigerSHARC READY TO
RECEIVE QUAD-WORD
WAIT >= 6 CYCLES
TigerSHARC READY TO
RECEIVE NEXT QUAD-WORD
LCLKIN
LCLKOUT
LDAT[7:0]
03198-
0-
047
Figure 53. Link Port Data Transfer
相關(guān)PDF資料
PDF描述
AD7575JP-REEL 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC20
AD7575KP-REEL 1-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQCC20
AD7741YR-REEL7 VOLTAGE-FREQUENCY CONVERTER, 6.144 MHz, PDSO8
AD8402AR1-REEL DUAL 1K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14
AD8402ARU100-REEL DUAL 100K DIGITAL POTENTIOMETER, 3-WIRE SERIAL CONTROL INTERFACE, 256 POSITIONS, PDSO14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6653 制造商:AD 制造商全稱:Analog Devices 功能描述:IF Diversity Receiver
AD6653-125EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD6653 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk 制造商:Analog Devices 功能描述:KIT EVALUATION BOARD AD6653
AD6653-150EBZ 制造商:Analog Devices 功能描述:EVAL BD FOR AD6653 - Bulk
AD6653BCPZ-125 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64
AD6653BCPZ-150 制造商:Analog Devices 功能描述:IF DIVERSITY RCVR 64LFCSP EP - Trays 制造商:Analog Devices 功能描述:IC RECEIVER IF DIVERSITY LFCSP64 制造商:Analog Devices 功能描述:IC, RECEIVER, IF DIVERSITY, LFCSP64
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*