參數(shù)資料
型號： 5962R0722402VYC
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256
封裝： QFP-256
文件頁數(shù)： 69/155頁
文件大小： 4139K
代理商： 5962R0722402VYC
20
7703D–AERO–12/09
AT697F PRELIMINARY INFORMATION
PR
ELI
MINA
R
Y
IN
FOR
M
AT
IO
N
Watch Points
The integer unit contains four hardware watch-points allowing generation of a trap on an arbi-
trary memory address range. Any binary aligned address range can be watched (the two less
significant bits are ignored)
Each watch-point consists in a pair of application-specific registers
break address register
The break address defines a reference address for testing.
mask register
The mask indicates which bits of the break address register are to be effectively taken in
account during address test
Configuration
A watchpoint is enabled setting logical one at least one of the three bits IF, Dl or DS in the
watchpoint address and mask registers. When all three bits are set logical zero, the watchpoint
is disabled.
If the instruction fetch bit (IF) from the watchpoint address register is set logical one, any attempt
to fetch an instruction from one of the address defined by ADDR and MASK results in a trap
generation.
If the data store bit (DS) from the watchpoint address register is set logical one, any attempt to
store data to one of the address defined by ADDR and MASK results in a trap generation.
If the data load bit (DL) from the watchpoint mask register is set logical one, any attempt to load
a data from one of the address defined by ADDR and MASK results in a trap generation.
Operation
To detect if an address is part of the memory address range that traps, address bit 31 down to
bit 2 are Xored with the BADx BADDx.
This operation is based on the following segmentation of an address.
Table 7.
bit num. 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9
8
7
6
5
4
3
2
1
0
field
Address
ignored
Address Segmentation
With such segmentation, it is possible to define trap segment from 4bytes up to 1Gbyte.
The result of the Xor is then Anded with the BMAx BMAx.
If the result is zero, this indicates that address specified is in the watched range. Then, a watch-
point hit error is generated. Trap 0x0B is generated. If result is different from zero, address is out of
the watched address range.
Figure 6. Watchpoint Hit Principle
Watchpoint Address Reg.
%asrx
ADDR
MA
S
K
30
Trap 0x0B
Data
B
u
s
Ad
dress
B
u
s
Watchpoint Mask Reg.
%asry
logic
IF
DS
DL
相關(guān)PDF資料
PDF描述
5962R8958702VXA 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16
5962R9215311VTA 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962R9215311VTX 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962G9215309VMX 32K X 8 STANDARD SRAM, 55 ns, CDIP28
5962F9215315VMC 32K X 8 STANDARD SRAM, 70 ns, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R0722601VZA 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays
5962R0722701VZA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
5962R0722902VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0722961VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0724902VPC 制造商:Intersil Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*