參數(shù)資料
型號： 5962R0722402VYC
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256
封裝： QFP-256
文件頁數(shù)： 57/155頁
文件大?。?/td> 4139K
代理商： 5962R0722402VYC
15
7703D–AERO–12/09
AT697F PRELIMINARY INFORMATION
PR
ELI
MINA
R
Y
IN
FOR
M
AT
IO
N
AT697F CPU
Core
This section discusses the SPARC core architecture in general. The main function of the CPU core
is to ensure correct program execution. The CPU must therefore be able to access memories, perform cal-
culations, control peripherals, and handle interrupts.
SPARC
Architecture
Overview
The AT697F CPU core is based on the LEON2 architecture.
Figure 2. Block diagram of the AT697F Integer Unit architecture
alu/shift
mul/div
y
regfile
D-cache
address/dataout
datain
32
operand2
rs1
imm, tbr, wim, psr
Y
wres
result
ytmp
Decode
Execute
Memory
Write
rs2
rs1
rd
tbr, wim, psr
30
jmpl address
32
ex pc
30
+1
d_pc
jmpa
f_pc
Add
call/branch address
tbr
‘0’
e_pc
m_pc
w_pc
d_inst
e_inst
m_inst
w_inst
Fetch
I-cache
address
data
The AT697F integer unit (IU) implements SPARC integer instructions as defined in SPARC
Architecture Manual version 8. The IU is designed for highly dependable space and military
applications by including fault tolerance features.
To execute instructions at a rate approaching one instruction per clock cycle, the IU employs a
five-stage instruction pipeline that permits parallel execution of multiple instructions.
Instruction Fetch: If the instruction cache is enabled, the instruction is fetched from the
instruction cache. Otherwise, the fetch is forwarded to the memory controller. The instruction
is valid at the end of this stage and is latched inside the IU.
Decode: The instruction is decoded and the operands are read. Operands may come from
the register file or from internal data bypasses. CALL and Branch target addresses are
generated in this stage.
Execute: ALU, logical, and shift operations are performed. For memory operations and for
JMPL/RETT, the address is generated.
Memory: Data cache is accessed. For cache reads, the data will be valid by the end of this
stage, at which point it is aligned as appropriate. Store data read out in the Execute stage is
written to the data cache at this time.
Write: The result of any ALU, logical, shift, or cache read operations re written back to the
register file.
All five stages operate in parallel, working on up to five different instructions at a time. A basic
’single-cycle’ instruction enters the pipeline and completes in five cycles.
相關(guān)PDF資料
PDF描述
5962R8958702VXA 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16
5962R9215311VTA 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962R9215311VTX 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962G9215309VMX 32K X 8 STANDARD SRAM, 55 ns, CDIP28
5962F9215315VMC 32K X 8 STANDARD SRAM, 70 ns, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R0722601VZA 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays
5962R0722701VZA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
5962R0722902VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0722961VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0724902VPC 制造商:Intersil Corporation 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*