參數(shù)資料
型號(hào): 5962R0722402VYC
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256
封裝: QFP-256
文件頁數(shù): 140/155頁
文件大小: 4139K
代理商: 5962R0722402VYC
AT697F PRELIMINARY INFORMATION
85
7703D–AERO–12/09
PR
ELI
MINA
R
Y
IN
FOR
M
AT
IO
N
Floating Point Condition
Code
Table 42.
FCC
Description
0
f rs1 = f rs2
1
f rs1 < f rs2
2
f rs1 > f rs2
3
f rs1 ? f rs2
indicates an unordered relation, which is true if either
f rs1 or f rs2 is a signaling NaN or quiet NaN
FCC Field Definition
Note:
f rs1 and f rs2 correspond to the single, double, or quad values in the f registers specified by an
instruction’s rs1 and rs2 fields. Note that fcc is unchanged if FCMP or FCMPE generates an
IEEE_exception trap.
Floating Point Exception
Fields
The current and accrued exception fields and the trap enable mask assume the following defini-
tions of the floating-point exception conditions.
Table 43. Exception Fields
Aexc
Mnemonic
Cexc
Mnemonic
Name
Description
nva
nvc
Invalid
An operand is improper for the operation to be performed. 1 = invalid operand, 0 = valid operand(s).
Examples : 0
÷ 0, ∞ ∞ are invalid.
ofa
ofc
Overflow
The rounded result would be larger in magnitude than the largest normalized number in the specified format. 1 =
overflow, 0 = no overflow.
ufa
ufc
Underflow
The rounded result is inexact and would be smaller in magnitude than the smallest normalized number in the
indicated format. 1 = underflow, 0 = no underflow. Underflow is never indicated when the correct unrounded
result is zero.
if UFM=0 : The ufc and ufa bits will be set if the correct unrounded result of an operation is less in magnitude than
the smallest normalized number and the correctly-rounded result is inexact. These bits will be set if the correct
unrounded result is less than the smallest normalized number, but the correct rounded result is the smallest
normalized number. nxc and nxa are always set as well.
if UFM=1 : An IEEE_exception trap will occur if the correct unrounded result of an operation would be smaller
than the smallest normalized number. A trap will occur if the correct unrounded result would be smaller than the
smallest normalized number, but the correct rounded result would be the smallest normalized number.
dza
dzc
Div_by_zero
X
÷0, where X is subnormal or normalized.
Note that 0
÷ 0 does not set the dzc bit.
1 = division-by-zero, 0 = no division-by-zero.
nxa
nxc
Inexact
The rounded result of an operation differs from the infinitely precise correct result.
1 = inexact result, 0 = exact result.
Table 44. f registers - fx ( 0 < x < 31)
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
fx[31:0]
相關(guān)PDF資料
PDF描述
5962R8958702VXA 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16
5962R9215311VTA 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962R9215311VTX 32K X 8 STANDARD SRAM, 55 ns, CDFP36
5962G9215309VMX 32K X 8 STANDARD SRAM, 55 ns, CDIP28
5962F9215315VMC 32K X 8 STANDARD SRAM, 70 ns, CDIP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5962R0722601VZA 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays
5962R0722701VZA 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
5962R0722902VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0722961VXA 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動(dòng)電壓(最大值):307 mV 輸出電流:1 A 負(fù)載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20
5962R0724902VPC 制造商:Intersil Corporation 功能描述: