- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962R0722402VYC (ATMEL CORP) SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256 PDF資料下載
參數(shù)資料
| 型號： | 5962R0722402VYC |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256 |
| 封裝： | QFP-256 |
| 文件頁數(shù)： | 102/155頁 |
| 文件大?。?/td> | 4139K |
| 代理商： | 5962R0722402VYC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁當前第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁
50
7703D–AERO–12/09
AT697F PRELIMINARY INFORMATION
PR
ELI
MINA
R
Y
IN
FOR
M
AT
IO
N
configuring the pin
The upper 16 bits of the general purpose interface can only be configured as outputs or inputs
on byte basis. D[15:8] is referenced as the medium byte when D[7:0] is referenced as the lower
byte.
Each byte from D[15:0] consists of two register fields. As shown in the “Register Description”
section, the direction fields are accessed at IODIR address when data fields at IODAT address.
The IODIR MEDDIR bit and the IODIR LOWDIR bit select the direction for respectively the
medium byte ( D[15:8] ) and the lower byte ( D[7:0] ). If MEDDIR (or LOWDIR) is written logic
one, the corresponding byte in D[15:0] is configured as output. If written logic zero, the byte is
configured as an input.
When configured as an input, a read of the IODAT MEDDAT fileds returns the current value of
D[15:8]. When configured as an output, the logical value from IODAT MEDDAT field is trans-
lated in physical values on D[15:8] bus.
When configured as an input, a read of the IODAT LOWDAT fileds returns the current value of
D[7:0]. When configured as an output, the logical value from IODAT LOWDAT field is trans-
lated in physical values on D[7:0] bus.
switching between input
& output
When the medium byte (or the lower) is switched from input to output by switching MEDDIR (or
LOWDIR), the value of MEDDAT (or LOWDAT) is immediatly driven on the corresponding pin.
When switched from output to input by toggling MEDDIR (or LOWDIR), the value from the pins
are immediatly written to MEDDAT (or LOWDAT).
GPI Alternate
functions
Most GPI pins have alternate functions in addition to being general I/O. Facilities like serial com-
munication link, interrupt input and configuration are made available through these functions.
The following table summaryses the assignement of the alternate functions.
Table 19.
GPI port pin
Alternate function
PIO[15]
TXD1 - UART1 transmitter data
PIO[14]
RXD1 - UART1 receiver data
PIO[13]
RTS1 - UART1 request-to-send
PIO[12]
CTS1 - UART1 clear-to-send
PIO[11]
TXD2 - UART2 transmitter data
PIO[10]
RXD2 - UART2 receiver data
PIO[9]
RTS2 - UART2 request-to-send
PIO[8]
CTS2 - UART2 clear-to-send
PIO[3]
UART clock - Use as alternative UART clock
PIO[2]
EDAC enable - Enable EDAC checking at reset
PIO[1:0]
Prom width - Defines PROM bus width at reset
GPI alternate functions
In addition to these alternate functions, each GPI interface pin can be configured as an interrupt
input to catch interrupt from external devices. Up to four interrupts can be configured on the GPI
interface by programming the I/O interrupt register (IOIT).
For a detailed description of the external interrupt configuration, please refer to the “Traps and
Interrupts” section.
相關PDF資料 |
PDF描述 |
|---|---|
| 5962R8958702VXA | 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16 |
| 5962R9215311VTA | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962R9215311VTX | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962G9215309VMX | 32K X 8 STANDARD SRAM, 55 ns, CDIP28 |
| 5962F9215315VMC | 32K X 8 STANDARD SRAM, 70 ns, CDIP28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R0722601VZA | 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays |
| 5962R0722701VZA | 功能描述:模數(shù)轉換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結構:Sigma-Delta 轉換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| 5962R0722902VXA | 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| 5962R0722961VXA | 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| 5962R0724902VPC | 制造商:Intersil Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。