參數(shù)資料
型號： MC68HC05PD6
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80
封裝： PLASTIC, TQFP-80
文件頁數(shù)： 30/165頁
文件大小： 841K
代理商： MC68HC05PD6
July 7, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05PD6
P-DECODER
MOTOROLA
REV 1.1
12-9
12.3.7.1 Preamble Mode
After receiving the preamble pattern, it enters preamble mode and continues to
check the following 544 bits of data. If there is an SC inside the 544-bit time frame,
it will change to the receiving mode. Otherwise, it will change to the waiting mode.
The BS1 and BS3 signals hold at ‘1’ and the BS2 signal holds at ‘0’ for the whole
preamble mode duration.
12.3.7.2 Receiving Mode
The receiving mode starts with the frame 0 when the SC is detected in the
preamble mode. The battery saving signals, BS1, BS2 and BS3, will be changed
according to DS1-DS0, FA2-FA0, FB2-FB0, PLL1-PLL0 of the P-Decoder Control
Registers. The 32 bits of data in the self-frame number will be received and
compared to the six user addresses stored in ADR
A-ADRF. If the 1st 32 bits of
received data is not the same as one of the six addresses, the 2nd 32 bits of
received data in the same frame will also be compared. If it does not match, the
battery saving signals will hold at ‘0’. If the 1st or the 2nd codeword does match,
the DBF ag in the PDSR register is set. After the address information and 2
function bits are stored in the RAIR register, ADRF ag in PDSR register will be
set. The P-Decoder will keep BS1 = ‘1’, BS2 = ‘0’, BS3 = ‘1’ to receive the
message data. When 20 bits of message data are stored in the RMIR registers,
the MSGF ag is set. The receiving of message data will be terminated when it
meets other address codeword or the idle codeword and the DCF ag in PDSR
register will be set. In the receiving mode, it continues to detect the SC. If it does
not detect the SC, the SCF ag in PDSR will be cleared. If the SC is absent
consecutively for 2 times, the operating mode will be changed to the waiting
mode. The SCF ag in PDSR register will be set when the SC is detected and
cleared when the SC is not detected. The ERRF ag in PDSR shows the validity
of the 20-bit message data. In most situation, if ERRF = ‘0’, there is 2 or less than
2 bits error and the data in the RMIR register is valid. If ERRF = ‘1’, there is more
than 2 bits error and the data in the RMIR register is invalid. Message codewords
following this error codeword will be ignored. Figure 12-6 and Figure 12-7 show
the timing of signals in the receiving mode.
12.3.8 Frame State Generator
In each batch, there are one SC and sixteen codewords. State 16 is assigned to
SC, state 0 is assigned to the 1st codeword and state 15 is assigned to the 16th
codeword sequentially. It provides the information to generate the battery saving
signals.
12.3.9 Preamble and Synchronization Codeword Detector
It is used to detect the preamble pattern and synchronization codeword.
相關(guān)PDF資料
PDF描述
MC68HC705PD6 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80
MC68HC05PE0P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MC68HC05PE0CDW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05PL4CSD 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28
MC68HC705PL4BDW 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05PV8 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9
MC68HC05PV8A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9
MC68HC05RC16 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05RC16DW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
MC68HC05RC16FN 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*