- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45222 > MC68HC05PD6 (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05PD6 |
| 廠(chǎng)商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, TQFP-80 |
| 文件頁(yè)數(shù)： | 115/165頁(yè) |
| 文件大小： | 841K |
| 代理商： | MC68HC05PD6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)當(dāng)前第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)
July 7, 1997
GENERAL RELEASE SPECIFICATION
MC68HC05PD6
INPUT/OUTPUT PORTS
MOTOROLA
REV 1.1
7-3
NOTE
Since the EVI pin is shared with the PC4 I/O pin, DDRC4 should
always be cleared whenever EVI is used. EVI should not be used
when DDRC4 is high.
The PC2 pin is a general purpose I/O pin and the direction of the pin is
determined by the DDRC2 bit in the Data Direction Register C (DDRC). When the
Output Compare (TCMP) is enabled, the PC2 is congured as TCMP output pin
and the DDRC2 bit has meaning only for the read of PC2 bit in the PORTC
register; if the DDRC2 is set the PC2 data latch is read by the CPU, otherwise
PC2 pin level is read. When TCMP is disabled, it becomes general purpose I/O
pin, PC2. This PC2/TCMP output has the capability to drive 10 mA source current
when (VOH ≥ Vdd–0.8V).
The PC1 thru PC0 pins are shared with the Serial Communication Interface (SCI).
When the SCI is not used (TE, RE = 0), DDRC1 and DDRC0 bits control the
directions of the pins, and when the SCI is enabled, the pins are congured as
transmit data out (TDO) and receive data in (RDI). When the PORTC is read, the
value read will be determined by the Data Direction Register. When the port is
congured for input (DDRC1 or DDRC0 equal to 0) the pin state is read. When the
port is congured for output (DDRC1 or DDRC0 equal to 0) output data latch is
read.
Each Port C pin has pull-up resistor option which is controlled by the
corresponding RCR2 register bit. (The typical resistor values are 200K
at
VDD=3V.) When a pin outputs low, the resistor is disconnected regardless of a
RCR2 register bit being set.
Bit 5 thru bit 0 have open drain or CMOS output options, which are controlled by
the corresponding WOM2 register bits. These open drain or CMOS output options
may be selected for either the general purpose output ports or the peripheral
outputs (EVO, TCMP, and TDO).
7.4
PORT D
Port D pins serve one of two basic functions depending on the MCU mode
selected; LCD Frontplanes and Backplanes driver outputs, or general purpose
output pins. Since Port D is an output only port there is no DDRD register. In place
of DDRD is Port D MUX Control Register (PDMUX). Bits 7-4 of this register
control the Port/LCD muxing of Port D bits 7-4 respectively on a bit-wise basis.
These bits are cleared on reset, and writing a 1 to any bit will turn that pin into a
Port output. These outputs have the capability to drive 10 mA sink current when
(VOL
≤ Vss + 0.8V).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705PD6 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05PE0P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05PE0CDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4CSD | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4BDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05PV8 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05PV8A | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05RC16 | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16DW | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16FN | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。