- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45222 > MC68HC05PD6 (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05PD6 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | PLASTIC, TQFP-80 |
| 文件頁數(shù)： | 27/165頁 |
| 文件大小： | 841K |
| 代理商： | MC68HC05PD6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁
GENERAL RELEASE SPECIFICATION
July 7, 1997
MOTOROLA
P-DECODER
MC68HC05PD6
12-6
REV 1.1
12.3.3 Address Comparator
The address comparator checks whether the incoming address codeword is
addressed to itself according to the FA2-FA0, FB2-FB0 of the P-Decoder Control
Register and the six user addresses. Both 32-bit codewords in the self-frame will
be received and will be compared to the six user addresses stored in
ADR
A-ADRF. If the 1st 32 bits of received data is not the same as any of the six
addresses, the 2nd 32 bits of received data in the same frame will also be
compared. If the 1st or the 2nd codeword does match, the index of the matched
user address out of the six user addresses and the 2 function bits in the received
address codeword are stored in the RAIR register, subsequent multiple 20 bits of
error-corrected message codewords are also stored in RMIR registers.
12.3.4 Battery Saving Generator
This block generates the battery saving signals that minimize the battery
consumption. Figure 12-5 shows the timing of the battery saving signals in
waiting mode and Figure 12-7 shows the timing in receiving mode.
12.3.4.1 BS1
It controls the main RF circuit ON/OFF. If BS1 is high, the power of RF circuit
should be turned ON. If BS1 is low, the power of RF circuit should be turned OFF.
12.3.4.2 BS2
It is used to discharge the capacitor of the RF circuit. It changes to high
simultaneously when BS1 changes to high and then changes to low after a certain
time interval. This signal is active high.
12.3.4.3 BS3
It controls the ON/OFF of the PLL circuit. PLL circuit should be turned on before
the RF circuit is turned on. The time which BS3 is activated before BS1 can be set
by the PLL1 and PLL0 bit in PDCR1 register. BS3 goes low when BS1 goes low.
PLL1
PLL0
BS3 activate time before BS1
0
0 ms
0
1
9.76 ms
1
0
33.3 ms
1
62.5 ms
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705PD6 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP80 |
| MC68HC05PE0P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05PE0CDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05PL4CSD | 8-BIT, MROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC705PL4BDW | 8-BIT, OTPROM, 2.56 MHz, MICROCONTROLLER, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05PV8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05PV8A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05RC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。