16-Bit Instruction Execution Times
6-2
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
6.2 MOVE INSTRUCTION EXECUTION TIMES
Table 6-2 and
Table 6-3 list the numbers of clock periods required for the move instructions.
The totals include instruction fetch, operand reads, and operand writes. The total number of
clock periods, the number of read cycles, and the number of write cycles are shown in the
previously described format.
Table 6-1. Effective Address Calculation Times
Addressing Mode
Byte, Word
Long
Register
Dn
An
Data Register Direct
Address Register Direct
0(0/0)
Memory
(An)
(An)+
Address Register Indirect
Address Register Indirect with Postincrement
4(1/0)
8(2/0)
–(An)
(d16, An)
Address Register Indirect with Predecrement
Address Register Indirect with Displacement
6(1/0)
8(2/0)
10(2/0)
12(3/0)
(d8, An, Xn)*
(xxx).W
Address Register Indirect with Index
Absolute Short
10(2/0)
8(2/0)
14(3/0)
12(3/0)
(xxx).L
(d8, PC)
Absolute Long
Program Counter Indirect with Displacement
12(3/0)
8(2/0)
16(4/0)
12(3/0)
(d16, PC, Xn)*
#<data>
Program Counter Indirect with Index
Immediate
10(2/0)
4(1/0)
14(3/0)
8(2/0)
*The size of the index register (Xn) does not affect execution time.
Table 6-2. Move Byte and Word Instruction Execution Times
Source
Destination
Dn
An
(An)
(An)+
–(An)
(d16, An)
(d8, An, Xn)*
(xxx).W
(xxx).L
Dn
An**
(An)
4(1/0)
8(2/0)
4(1/0)
8(2/0)
8(1/1)
12(2/1)
8(1/1)
12(2/1)
8(1/1)
12(2/1)
16(3/1)
14(2/1)
18(3/1)
12(2/1)
16(3/1)
20(4/1)
(An)+
–(An)
(d16, An)
8(2/0)
10(2/0)
12(3/0)
8(2/0)
10(2/0)
12(3/0)
12(2/1)
14(2/1)
16(3/1)
12(2/1)
14(2/1)
16(3/1)
12(2/1)
14(2/1)
16(3/1)
18(3/1)
20(4/1)
18(3/1)
20(3/1)
22(4/1)
16(3/1)
18(3/1)
20(4/1)
22(4/1)
24(5/1)
(d8, An, Xn)*
(xxx).W
(xxx).L
14(3/0)
12(3/0)
16(4/0)
14(3/0)
12(3/0)
16(4/0)
18(3/1)
16(3/1)
20(4/1)
18(3/1)
16(3/1)
20(4/1)
18(3/1)
16(3/1)
20(4/1)
22(4/1)
20(4/1)
24(5/1)
24(4/1)
22(4/1)
26(5/1)
22(4/1)
20(4/1)
24(5/1)
26(5/1)
24(5/1)
28(6/1)
(d16, PC)
(d8, PC, Xn)*
#<data>
12(3/0)
14(3/0)
8(2/0)
12(3/0)
14(3/0)
8(2/0)
16(3/1)
18(3/1)
12(2/1)
16(3/1)
18(3/1)
12(2/1)
16(3/1)
18(3/1)
12(2/1)
20(4/1)
22(4/1)
16(3/1)
22(4/1)
24(4/1)
18(3/1)
20(4/1)
22(4/1)
16(3/1)
24(5/1)
26(5/1)
20(4/1)
*The size of the index register (Xn) does not affect execution time.
**Only word operands; byte operands not allowed.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.