- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF資料下載
參數(shù)資料
| 型號： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用戶手冊（SCM68000） |
| 文件頁數(shù)： | 10/145頁 |
| 文件大?。?/td> | 829K |
| 代理商： | EC000UM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁
Exception Processing
4-22
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
Exception processing for privilege violations is similar to that of illegal instructions. After the
instruction is fetched and decoded and the SCM68000 determines that a privilege violation
is being attempted, the SCM68000 starts exception processing. The status register is cop-
ied; the supervisor mode is entered; and tracing is turned off. The vector number is gener-
ated to reference the privilege violation vector, and the current program counter and the
copy of the status register are saved on the supervisor stack. Finally, instruction execution
commences at the address in the privilege violation exception vector.
4.3.6 Tracing
To aid in program development, the M68000 Family includes a facility to allow tracing fol-
lowing each instruction. When tracing is enabled, an exception is forced after each instruc-
tion is executed. Thus, a debugging program can monitor the execution of the program
under test.
The trace function is controlled by the T-bit in the supervisor portion of the status register. If
the T-bit is cleared (off), tracing is disabled and instruction execution proceeds normally. If
the T-bit is set (on) at the beginning of the execution of an instruction, a trace exception is
generated after the instruction is completed. If the instruction is not executed because an
interrupt is taken or because the instruction is illegal or privileged, the trace exception does
not occur. The trace exception also does not occur if the instruction is aborted by the reset,
bus error, or address error exceptions. If the instruction is executed and an interrupt is pend-
ing upon completion, the trace exception is processed before the interrupt exception. During
the execution of the instruction, if an exception is forced by that instruction, the exception
processing for the instruction exception occurs before that of the trace exception.
As an extreme illustration of these rules, consider the arrival of an interrupt during the exe-
cution of a TRAP instruction while tracing is enabled. First, the trap exception is processed,
then the trace exception, and finally, the interrupt exception. Instruction execution resumes
in the interrupt handler routine.
After the execution of the instruction is complete and before the start of the next instruction,
exception processing for a trace begins. A copy is made of the status register. The transition
to supervisor mode is made, and the T-bit of the status register is turned off, disabling further
tracing. The vector number is generated to reference the trace exception vector, and the cur-
rent program counter and the copy of the status register are saved on the supervisor stack.
The saved value of the program counter is the address of the next instruction. Instruction
execution commences at the address contained in the trace exception vector.
4.3.7 Bus Error
A bus error exception is requested by external logic. The current bus cycle is terminated.
The current SCM68000 activity, whether instruction or exception processing, is terminated,
and the SCM68000 immediately begins exception processing.
Exception processing for a bus error follows the usual sequence of steps. The status register
is copied, the supervisor mode is entered, and tracing is turned off. The vector number is
generated to refer to the bus error vector. Since the SCM68000 is fetching the instruction or
an operand when the error occurs, the context of the SCM68000 is more detailed. To save
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。