- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF資料下載
參數(shù)資料
| 型號(hào)： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用戶手冊(cè)（SCM68000） |
| 文件頁(yè)數(shù)： | 127/145頁(yè) |
| 文件大?。?/td> | 829K |
| 代理商： | EC000UM |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)當(dāng)前第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)
Bus Operation
MOTOROLA
EC000 CORE PROCESSOR USER’S MANUAL
3-41
STATE 3
On the falling edge of the clock entering S3 during a write cycle, the data bus is driven out
of the high-impedance state with the data being written to the accessed device. Parameter
#23 specifies the data assertion delay. In a read cycle, no signal is altered in S3.
STATE 4
Entering the high clock period of S4 during a write cycle, UDSB, LDSB, and DSB are as-
serted on the rising edge of the clock. As in S2 for a read cycle, parameter #9 defines the
assertion delay from the rising edge of S4 for UDSB, LDSB, and DSB. In a read cycle, no
signal is altered by the SCM68000 during S4.
Until the falling edge of the clock at the end of S4 (beginning of S5), no response from any
external device except RESETIB is acknowledged by the SCM68000. If either DTACKB
or BERRB is asserted before the falling edge of S4 and satisfies the input setup time de-
fined by parameter #47, the SCM68000 enters S5 and the bus cycle continues. If either
DTACKB or BERRB is asserted but without meeting the setup time defined by parameter
#47, the SCM68000 may recognize the signal and continue the bus cycle; the result is un-
predictable. If neither DTACKB nor BERRB is asserted before the next falling edge of the
clock, the bus cycle remains in S4, and wait states (complete clock cycles) are inserted
until one of the bus cycle termination conditions is met.
STATE 5
S5 is a low period of the clock, during which the SCM68000 does not alter any signal.
STATE 6
S6 is a high period of the clock, during which data for a read operation is set up relative
to the falling edge (entering S7). Parameter #27 defines the minimum period by which the
data must precede the falling edge. For a write operation, the SCM68000 changes no sig-
nal during S6.
STATE 7
On the falling edge of the clock entering S7, the SCM68000 latches data and negates
ASB and UDSB, LDSB, and DSB during a read cycle. The hold time for these strobes from
this falling edge is specified by parameter #12. The hold time for data relative to the ne-
gation of ASB and UDSB, LDSB, and DSB is specified by parameter #29. For a write cy-
cle, only ASB and UDSB, LDSB, and DSB are negated; timing parameter #12 also
applies.
During a write cycle, on the rising edge of the clock at the end of S7 (which may be the
start of S0 for the next bus cycle), the SCM68000 also places the data bus in the high-
impedance state and drives RWB and ERWB to a logic high. External logic circuitry
should respond to the negation of the ASB and UDSB, LDSB, and DSB by negating
DTACKB and/or BERRB. Parameter #28 is the hold time for DTACKB, and parameter #30
is the hold time for BERRB.
A key consideration when designing in a synchronous environment is the timing for the
assertion of DTACKB and BERRB by an external device. To properly use external inputs,
the SCM68000 must synchronize these signals to the internal clock. The SCM68000 must
sample the external signal and determine whether to consider it high or low during the suc-
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。