- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97874 > EC000UM EC000 Core User＇s Manual (SCM68000) PDF資料下載
參數(shù)資料
| 型號(hào)： | EC000UM |
| 英文描述： | EC000 Core User＇s Manual (SCM68000) |
| 中文描述： | EC000核心用戶手冊(cè)（SCM68000） |
| 文件頁數(shù)： | 144/145頁 |
| 文件大?。?/td> | 829K |
| 代理商： | EC000UM |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁當(dāng)前第144頁第145頁
Exception Processing
MOTOROLA
EC000 CORE PROCESSOR USER’S MANUAL
4-13
4.2.2 Kinds of Exceptions
Exceptions are generated internally or externally, depending on the reason for the excep-
tion. The external exceptions are generated by interrupts, bus errors, and a reset. The inter-
rupts are requests from peripheral devices for SCM68000 action. For interrupt requests, the
peripheral must provide an 8-bit vector number on data bus lines D7-D0 (see Figure 4-8).
The bus error and reset inputs are used for access control and SCM68000 restart.
The internal exceptions are generated by instructions, address errors, or tracing. The trap
(TRAP), trap on overflow (TRAPV), check register against bounds (CHK), and divide (DIV)
instructions can generate exceptions as part of their instruction execution. In addition, illegal
instructions, word access to odd addresses, and privilege violations initiate exceptions.
Tracing is similar to a very high priority interrupt which is internally generated following each
instruction.
4.2.3 Multiple Exceptions
These paragraphs describe the processing that occurs when multiple exceptions arise
simultaneously. Exceptions can be grouped by their occurrence and priority. Group 0 excep-
tions are reset, bus error, and address error. These exceptions cause the instruction cur-
rently being executed to abort and the exception processing to commence within two clock
cycles. Group 1 exceptions are trace and interrupt, privilege violations, and illegal instruc-
tions. Trace and interrupt exceptions allow the current instruction to execute to completion,
but pre-empt the execution of the next instruction by forcing exception processing to occur.
A privilege-violating instruction or an illegal instruction is detected when it is the next instruc-
tion to be executed. Group 2 exceptions occur as part of the normal processing of instruc-
tions. TRAP, TRAPV, CHK, and divide-by-zero exceptions are in this group. For these
exceptions, normal execution of an instruction may lead to exception processing.
Group 0 exceptions have the highest priority and group 2 exceptions have the lowest prior-
ity. Within group 0, reset has the highest priority, followed by address error and then bus
error. Within group 1, trace has priority over external interrupts, which in turn takes priority
over illegal instruction and privilege violation. Since only one instruction can be executed at
a time, no priority relationship applies within group 2.
The priority relationship between two exceptions determines which is taken, or taken first, if
the conditions for both arise simultaneously. Therefore, if a bus error occurs during a TRAP
instruction, the bus error takes precedence, and TRAP instruction processing is aborted. In
another example, if an interrupt request occurs during the execution of an instruction while
the T-bit is asserted, the trace exception has priority and is processed first. Before instruc-
tion execution resumes, however, the interrupt exception is also processed, and instruction
D15
D8
D7
D6
D5
D4
D3
D2
D1
D0
IGNORED
V7
V6
V5
V4
V3
V2
V1
V0
Where V7 is the MSB of the vector number and v0 is the LSB of the vector number.
Figure 4-8. Interrupt Vector Number Format
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EC103B | Sensitive SCRs |
| EC103B1 | Sensitive SCRs |
| EC103B2 | Sensitive SCRs |
| EC103B3 | Sensitive SCRs |
| EC103D175 | Thyristor Product Catalog |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EC0010-000 | 制造商:TE Connectivity 功能描述:EC0010-000 |
| EC001031 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering |
| EC001121 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin |
| EC001283 | 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting |
| EC0013-000 | 制造商:TE Connectivity 功能描述:EC0013-000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。