參數(shù)資料
型號： EC000UM
英文描述： EC000 Core User＇s Manual (SCM68000)
中文描述： EC000核心用戶手冊（SCM68000）
文件頁數(shù)： 130/145頁
文件大?。?/td> 829K
代理商： EC000UM
Bus Operation
3-44
EC000 CORE PROCESSOR USER’S MANUAL
MOTOROLA
EXAMPLE A:
A system uses a watchdog timer to terminate accesses to unused address space. The timer
asserts BERRB after timeout (case 3).
EXAMPLE B:
A system uses error detection on random-access memory (RAM) contents. The system de-
signer may:
1. Delay DTACKB until the data is verified. If data is invalid, return BERRB and HALTIB
simultaneously to retry the error cycle (case 5).
2. Delay DTACKB until the data is verified. If data is invalid, return BERRB at the same
time as DTACKB to take a bus error trap (case 3).
Table 3-2. BERRB and HALTIB Negation Results
Conditions of
Termination in Table 3-1
Control
Signal Input
Negated on
Rising Edge of
State
*
Results—Next Cycle
N
N+2
Normal
(cases 1 and 2)
BERRB
HALTIB
May lengthen next cycle.
Normal
(cases 1 and 2)
BERRB
HALTIB
May lengthen next cycle.
Normal
(cases 1 and 2)
BERRB
HALTIB
If next cycle is started, it will be terminated as a bus error.
Normal
(cases 1 and 2)
BERRB
HALTIB
none
If next cycle is started, it will be terminated as a bus error.
Bus Error
(case 3)
BERRB
HALTIB
none
Takes bus error trap.
Rerun
(cases 4, 5, and 6)
BERRB
HALTIB
Illegal sequence; usually traps to vector number 0.
Rerun
(cases 4, 5, and 6)
BERRB
HALTIB
Illegal sequence; usually traps to vector number 0.
Rerun
(cases 4, 5, and 6)
BERRB
HALTIB
Reruns the bus cycle.
LEGEND:
N —
The number of the current even bus state (e.g., S4, S6, etc.)
—
Signal is negated in this bus state.
none —
Signal was not asserted.
*The BERRB and HALTIB signals are subject to the setup and hold time (spec #47, dened in Section 7 Electrical
Characteristics) before they are sampled on the falling edge of the previous state. “Negated” in this table refers to the
time when the signals are valid internally. See 3.5 Asynchronous Operation for more details on the external
asynchronous signal synchronization.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
EC103B Sensitive SCRs
EC103B1 Sensitive SCRs
EC103B2 Sensitive SCRs
EC103B3 Sensitive SCRs
EC103D175 Thyristor Product Catalog
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EC0010-000 制造商:TE Connectivity 功能描述:EC0010-000
EC001031 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Header, Nominal current: 12 A, Rated voltage (III/2): 320 V, Assembly: Soldering
EC001121 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 4, Pitch: 5mm, Connection method: Screw connection, Color: Black, Contact surface: Tin
EC001283 制造商:PHOENIX 制造商全稱:PHOENIX CONTACT 功能描述:Plug component, Nominal current: 12 A, Rated voltage (III/2): 320 V, Number of positions: 7, Pitch: 5.08 mm, Connection method: Solder/Slip-on connection, Color: green, Contact surface: Tin, Assembly: Direct mounting
EC0013-000 制造商:TE Connectivity 功能描述:EC0013-000
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*