參數(shù)資料
型號(hào): SAA7108
廠商: NXP Semiconductors N.V.
元件分類: Codec
英文描述: PC-CODEC
中文描述: PC的編解碼器
文件頁數(shù): 24/202頁
文件大小: 983K
代理商: SAA7108
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁
2004 Mar 16
24
Philips Semiconductors
Product specification
PC-CODEC
SAA7108E; SAA7109E
For vertical, the procedure is the same. At 60 Hz, the first
line with video information is number 19, 240 lines can be
active. For 50 Hz, the numbers are 23 and 287;
see Table 112.
(60 Hz);
(50 Hz);
LAL = FAL + OutLin (all frequencies)
Most TV sets use overscan, and not all pixels respectively
lines are visible. There is no standard for the factor, it is
highly recommended to make the number of output pixels
and lines adjustable. A reasonable underscan factor is
10%, giving approximately 640 output pixels per line.
The total number of pixel clocks per line and the input
horizontal offset need to be chosen next. The only
constraint is that the horizontal blanking has at least
10 clock pulses.
The required pixel clock frequency can be determined in
the following way: Due to the limited internal FIFO size, the
input path has to provide all pixels in the same time frame
as the encoders vertical active time. The scaler also has to
process the first and last border lines for the anti-flicker
function. Thus:
1716
×
OutLin
(60 Hz)
(50 Hz)
and for the pixel clock generator
(all frequencies); see Table 115.
The input vertical offset can be taken from the assumption
that the scaler should just have finished writing the first line
when the encoder starts reading it:
1716
×
TXclk
×
InPpl
TPclk
×
1728
×
TXclk
×
InPpl
TPclk
×
(60 Hz)
(50 Hz)
In most cases the vertical offsets will be the same for odd
and even fields. The results should be rounded down.
Once the timings are known the scaler can be
programmed.
XOFS can be chosen arbitrarily, the condition being that
XOFS + XPIX
HLEN is fulfilled. Values given by the
VESA display timings are preferred.
HLEN = InPpl
1
XINC needs to be rounded up, it needs to be set to 0 for a
scaling factor of 1.
YPIX = InLin
YSKIP defines the anti-flicker function. 0 means maximum
flicker reduction but minimum vertical bandwidth, 4095
gives no flicker reduction and maximum bandwidth.
When YINC = 0 it sets the scaler to scaling factor 1. The
initial weighting factors must not be set to 0 in this case.
YIWGTE may go negative. In this event, YINC should be
added and YOFSE incremented. This can be repeated as
often as necessary to make YIWGTE positive.
Due to the limited amount of memory it is not possible to
get valid vertical scaler settings only from the formulae
above. In some cases it is necessary to adjust the vertical
offsets or the scaler increment to get valid settings.
Tables 6 to 23 show verified settings. They are organised
in the following way: The tables are separate for the
standard to be encoded, the input resolution and three
different anti-flicker filter settings. Each table contains
5 vertical sizes with 5 different offsets. They are intended
to be selected according to the current TV set. The
corresponding horizontal resolutions of 640 pixels give
proper aspect ratios. They can be adjusted according to
the formulae above. The next line gives a minimum size
intended to fit on the screen under all circumstances. The
corresponding horizontal resolution is 620 pixels.
Overscan is only possible with an input resolution of
800
×
600 pixels. Where possible, the corresponding
settings are given on the last lines of the tables.
FAL
19
240
--------------2
OutLin
2
+
=
FAL
23
287
+
=
TPclk
2
+
InPpl
262.5
×
×
----------------2integer----------------TXclk
=
TPclk
integer----------------------
×
1728
×
TXclk
2
+
×
InPpl
OutLin
312.5
×
----------------312.5
=
PCL
TXclk
TPclk
2
21
×
=
YOFS
FAL
2
=
YOFS
FAL
2
=
XPIX
2
InPix
=
XINC
InPix
OutPix
4096
×
=
YINC
InLin
2
+
-OutLin
1
4095
YSKIP
+
×
4096
×
=
YIWGTO
2
YINC
YINC
2048
+
=
YIWGTE
YSKIP
2
=
相關(guān)PDF資料
PDF描述
SAA7109 PC-CODEC
SAA7108E PC-CODEC
SAA7109E PC-CODEC
SAA7108AE HD-CODEC
SAA7109A HD-CODEC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7108AE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC
SAA7108E 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PC-CODEC
SAA7109 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:PC-CODEC
SAA7109A 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC
SAA7109AE 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:HD-CODEC