2004 Mar 16
128
Philips Semiconductors
Product specification
PC-CODEC
SAA7108E; SAA7109E
Table 84
Subaddress 3AH
Table 85
Subaddress 54H
Table 86
Subaddresses 55H to 59H
DATA BYTE
LOGIC
LEVEL
DESCRIPTION
CBENB
0
1
0
data from input ports is encoded
colour bar with fixed colours is encoded
horizontal and vertical trigger is taken from FSVGC or both VSVGC and HSVGC; default
after reset
horizontal and vertical trigger is decoded out of “ITU-R BT.656”compatible data at PD port
Y-C
B
-C
R
to RGB dematrix is active; default after reset
Y-C
B
-C
R
to RGB dematrix is bypassed
pin D8 provides a horizontal sync for non-interlaced VGA components output (at PIXCLK)
pin D8 provides a composite sync for interlaced components output (at XTAL clock)
input luminance data is twos complement from PD input port
input luminance data is straight binary from PD input port; default after reset
input colour difference data is twos complement from PD input port
input colour difference data is straight binary from PD input port; default after reset
SYMP
1
0
1
0
1
0
1
0
1
DEMOFF
CSYNC
Y2C
UV2C
DATA BYTE
LOGIC
LEVEL
DESCRIPTION
VPSEN
0
1
0
1
video programming system data insertion is disabled; default after reset
video programming system data insertion in line 16 is enabled
internal PPD2 data is sampled on the rising clock edge
internal PPD2 data is sampled on the falling clock edge; see Tables 25 to 30; default after
reset
internal PPD1 data is sampled on the rising clock edge; see Tables 25 to 30; default after
reset
internal PPD1 data is sampled on the falling clock edge
EDGE2
EDGE1
0
1
DATA BYTE
DESCRIPTION
REMARKS
VPS5
VPS11
VPS12
VPS13
VPS14
fifth byte of video programming system data
eleventh byte of video programming system data
twelfth byte of video programming system data
thirteenth byte of video programming system data
fourteenth byte of video programming system data
in line 16; LSB first; all other bytes are not
relevant for VPS