參數(shù)資料
型號(hào): MC72000
廠商: 飛思卡爾半導(dǎo)體(中國(guó))有限公司
英文描述: Integrated Bluetooth Radio
中文描述: 集成藍(lán)牙無(wú)線
文件頁(yè)數(shù): 92/156頁(yè)
文件大小: 1782K
代理商: MC72000
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)當(dāng)前第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
92
MC72000 Advance Information Data Sheet
Go to: www.freescale.com
MOTOROLA
Hardware Functional Description
TUE—Transmitter Underrun Error
This flag bit is set when the TXSR is empty (no data to be transmitted), as indicated by the TDE bit
being set, and a transmit time slot occurs. When a transmit underrun error occurs, the previously sent
data is retransmitted.
A transmit time slot in the normal mode occurs when the frame sync is asserted. In network mode, each
time slot requires data transmission and, therefore, may cause a TUE error.
The TUE bit does not cause any interrupts. However, the TUE bit does cause a change in the interrupt
vector used for transmit interrupts so that a different interrupt handler can be used for a transmit
underrun condition. If a transmit interrupt occurs with the TUE bit set, the transmit data with exception
status interrupt is generated. If a transmit interrupt occurs with the TUE bit cleared, the transmit data
interrupt is generated.
The TUE bit is cleared by power-on or SSI reset. The TUE bit is also cleared by reading the SCSR with
the TUE bit set, followed by writing to the STX register or to the STSR.
TFS—Transmit Frame Sync
When set, this flag bit indicates that a frame sync occurred during transmission of the last word written
to the STX register. As shown in Figure 60b, data written to the STX register during the time slot when
the TFS bit is set is transmitted during the second time slot (in network mode) or in the next first time
slot (in normal mode). In network mode, the TFS bit is set during transmission of the first slot of the
frame. It is then cleared when starting transmission of the next slot. The TFS bit is cleared by power-on
or SSI reset.
RFS—Receive Frame Sync
When set, this flag bit indicates that a frame sync occurred during receiving of the next word into the
SRX register, as shown in Figure 60c. In network mode, the RFS bit is set while the first slot of the
frame is being received. It is cleared when the next slot of the frame begins to be received. The RFS bit
is cleared by power-on or SSI reset.
RFF—Receive FIFO Full
This flag bit is set when the receive section is programmed with the receive FIFO enabled, and the data
level in the RXFIFO reaches the selected receive FIFO watermark (RFWM) threshold. When set, RFF
indicates that data can be read via the SRX register.
NOTE:
An interrupt is only generated if both the RFF and RIE bits are set if
RXFIFO is enabled.
The RFF bit is cleared in normal operation by reading the SRX register. The RFF is also cleared by
power-on reset or disabling the SSI.
When RXFIFO is completely full, all further received data is ignored until data is read.
TFE—Transmit FIFO Empty
This flag bit is set when the transmit section is programmed with the TXFIFO enabled and the data level
in the TXFIFO falls below the selected transmit FIFO watermark (TFWM) threshold. When set, the
TFE bit indicates that data can be written to the TXFIFO register. The TFE bit is cleared by writing data
to the STX register until the TXFIFO data content level reaches the watermark level.
NOTE:
An interrupt is generated only if both the TFE and the TIE bits are set if
transmit FIFO is enabled.
F
For More Information On This Product,
n
.
相關(guān)PDF資料
PDF描述
MC7445ARX1000LF RISC Microprocessor Hardware Specifications
MC7445ARX1000LG RISC Microprocessor Hardware Specifications
MC7447A PowerPC microprocessor
MC7447AHX1000NB PowerPC microprocessor
MC7447AHX1167NB PowerPC microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC7220C-100M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M; Reel Length (Imperial):328ft; Reel Length (Metric):100m; No. of Conductors:20; Voltage Rating:440V; No. of Strands x Strand Size:7 x 0.2mm; Conductor Area CSA:0.22mm2; Jacket Colour:Black; Jacket ;RoHS Compliant: Yes
MC7220C-100M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 100M
MC7220C-25M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 25M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 25M
MC7220C-25M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 25M
MC7225C-25M RI-BLK 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-25C 25CORE 25M 制造商:pro-power 功能描述:MULTICORE, 25, 7/0.2MM, 25M, BLACK 制造商:pro-power 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M 制造商:PRIVATE LABEL 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M, Reel Length (Imperial):82ft, Reel Length (Metri