- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄359147 > MC72000 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Integrated Bluetooth Radio PDF資料下載
參數(shù)資料
| 型號(hào)： | MC72000 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | Integrated Bluetooth Radio |
| 中文描述： | 集成藍(lán)牙無(wú)線 |
| 文件頁(yè)數(shù)： | 80/156頁(yè) |
| 文件大小： | 1782K |
| 代理商： | MC72000 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
80
MC72000 Advance Information Data Sheet
Go to: www.freescale.com
MOTOROLA
Hardware Functional Description
7.4.4 Signal Descriptions
7.4.4.1 External Signals
7.4.4.1.1
STCK — SSI Transmit Clock
This pin can be configured as either an input or an output pin. This clock signal is used by the transmitter
and can be either continuous or gated. During gated clock mode, the STCK pin is active only during the
transmission of data, otherwise, it is inactive (low). In synchronous mode, this pin is used by both the
transmit and receive sections.
7.4.4.1.2
STFS — SSI Transmit Frame Sync
This pin can be configured as either an input or an output pin. The frame sync is used by the transmitter to
synchronize the transfer of data. The frame sync signal can be one bit or one word in length. The start of the
frame sync can occur one bit before the transfer of data or right at the start of the data transfer.
In synchronous mode, this pin is used by both the transmit and receive sections. In gated clock mode, frame
sync signals are not used.
7.4.4.1.3
SRCK — SSI Receive Clock
This pin can be configured as either an input or an output pin. This clock signal is used by the receiver and
can be either continuous or gated. During gated clock mode, the SRCK pin is active only during the
reception of data, otherwise, it is inactive (low).
In synchronous mode, this pin is not used and can be configured as a GPIO pin.
7.4.4.1.4
SRFS — SSI Receive Frame Sync
This pin can be configured as either an input or an output pin. The frame sync is used by the receiver to
synchronize the transfer of data. The frame sync signal can be one bit or one word in length. The start of the
frame sync can occur one bit before the transfer of data or right at the start of the data transfer.
In synchronous mode, this pin is not used and can be configured as a GPIO pin.
7.4.4.1.5
STXD — SSI Transmit Data
This pin transmits data from the serial transmit shift register (STSR). The STXD pin is an output pin when
data is being transmitted and is inactive (high-Z) between data word transmissions.
7.4.4.1.6
SRXD — SSI Receive Data
This pin is used to bring serial data into the receive data shift register (RXSR).
Table 38. Signal Properties
Name
I/O Type
Function
Reset State
Notes
STCK
STFS
STXD
SRXD
I/O
I/O
SSI Transmit Clock
SSI Transmit Frame Sync
SSI Transmit Data
SSI Receive Data
input
input
high-Z
-
Controlled by reset state of TXDIR bit in STXCR register
Controlled by reset state of TFDIR bit in SOR register
Since SSIEN bit of STXCR register is reset to 0.
output
input
F
For More Information On This Product,
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC7445ARX1000LF | RISC Microprocessor Hardware Specifications |
| MC7445ARX1000LG | RISC Microprocessor Hardware Specifications |
| MC7447A | PowerPC microprocessor |
| MC7447AHX1000NB | PowerPC microprocessor |
| MC7447AHX1167NB | PowerPC microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC7220C-100M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 100M; Reel Length (Imperial):328ft; Reel Length (Metric):100m; No. of Conductors:20; Voltage Rating:440V; No. of Strands x Strand Size:7 x 0.2mm; Conductor Area CSA:0.22mm2; Jacket Colour:Black; Jacket ;RoHS Compliant: Yes |
| MC7220C-100M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 100M |
| MC7220C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20CORE 25M 制造商:pro-power 功能描述:CABLE, DEF 7-2-20C, 20CORE, 25M |
| MC7220C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-20C 20 CORE 25M |
| MC7225C-25M RI-BLK | 制造商:Farnell / Pro-Power 功能描述:CABLE DEF 7-2-25C 25CORE 25M 制造商:pro-power 功能描述:MULTICORE, 25, 7/0.2MM, 25M, BLACK 制造商:pro-power 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M 制造商:PRIVATE LABEL 功能描述:CABLE, DEF 7-2-25C, 25CORE, 25M, Reel Length (Imperial):82ft, Reel Length (Metri |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。