LXP710
—
HDSL Framer/Mapper for 1168 kbps Applications
6
Datasheet
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
Mux Loop 3 Z Bits (MSB)....................................................................................55
Mux Loop 3 EOC Message (High byte) ..............................................................55
Mux Loop 3 EOC Message (Low byte)...............................................................55
Mux Loop 3 UIB Bits ...........................................................................................56
Demux Loop 3 Z Bits (LSB) ................................................................................56
Demux Loop 3 Z Bits...........................................................................................56
Demux Loop 3 Z Bits...........................................................................................56
Demux Loop 3 Z Bits...........................................................................................57
Demux Loop 3 Z Bits...........................................................................................57
Demux Loop 3 Z Bits...........................................................................................57
Demux Loop 3 EOC Message (High byte)..........................................................57
Demux Loop 3 EOC Message (Low byte)...........................................................58
Demux Loop 3 UIB Bits.......................................................................................58
Demux Loop 3 CRC Error Count ........................................................................58
Demux Loop 3 FEBE Error Count.......................................................................59
Demux Loop 3 BPV Error Count.........................................................................59
Loop 3 QRSS Test Pattern Error Counter (High byte)........................................59
Loop 3 QRSS Test Pattern Error Counter (Low byte).........................................59
Loop 3 Mux Restart Counter..............................................................................60
HFMA Version Number.......................................................................................60
Microprocessor Mode Testing Register for Mux .................................................60
Microprocessor Mode Testing Register for Demux.............................................61
HDSL Frame Structure for Two Pair Point-to-Point System ...............................68
Absolute Maximum Ratings ................................................................................71
Recommended Operating Conditions.................................................................71
DC Electrical Characteristics..............................................................................71
E1 Interface Input Timing Specifications (
Figure 11
)..........................................71
E1 Interface Output Timing Specifications (
Figure 12
) .......................................72
HDSL Interface Input Timing Specifications (
Figure 13
).....................................73
HDSL Interface Output Timing Specifications (
Figure 14
) ..................................73
Microprocessor Write Cycle Specifications
—
Motorola Mode (
Table 15
) ............74
Microprocessor Read Cycle Specifications
—
Motorola Mode (
Figure 16
)...........75
Microprocessor Write Cycle Specifications
—
Intel Mode (
Figure 17
)..................76
Microprocessor Read Cycle Specifications
—
Intel Mode (
Figure 18
)..................77
ETSI Maximum Wander Values..........................................................................80