參數(shù)資料
型號(hào)： LXP710PE
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁(yè)數(shù)： 37/84頁(yè)
文件大小： 1108K
代理商： LXP710PE
HDSL Framer/Mapper for 1168 kbps Applications
—
LXP710
Datasheet
37
General Interrupt Enable Register
Address: 1B
Abbreviation: GENINTEN
Read/Write
General Interrupt Vector Status
All of the HDSL overhead status bits in this register are latched active High when detected, and
remain High until a write is done by the microprocessor. When a logic
‘
1
’
is written to these
registers, these status bits are cleared unless the associated overhead bit is still active.
Address: 1C
Abbreviation: GENINTSTAT
Read/Write
2
LPREV[2]
0
000: Directs Loop 1 data to Loop 1 buffer and Loop 2 data to Loop 2 buffer.
001: Directs Loop 1 data to Loop 2 buffer and Loop 2 data to Loop 1 buffer.
010: Directs Loop 1 data to Loop 2 buffer and Loop 2 data to Loop 3 buffer.
011: Directs Loop 1 data to Loop 3 buffer and Loop 2 data to Loop 2 buffer.
100: Directs Loop 1 data to Loop 3 buffer and Loop 2 data to Loop 1 buffer.
101: Directs Loop 1 data to Loop 1 buffer and Loop 2 data to Loop 3 buffer.
1
LPREV[1]
0
0
LPREV[0]
0
Table 28. Loop Reversal Status Register (Continued)
Bit
Name
Default
Description
Table 29. General Interrupt Enable Register
Bit
Name
Default
Description
7
n/a
0
Not used; Always read Low.
6
EIPATLOS
0
Enable interrupt on pattern sync loss.
5
EIECOVR
0
Enable Interrupt on pattern error counter overflow.
4
EILOSD
0
Enable interrupt on demux loop 1 or loop 2 or loop 3 LOSD.
3
EIPS
0
Enable interrupt on demux loop power status indication.
2
EIL3INDC_R
0
Enable interrupt on demux loop 3 indc/indr bit active.
1
EIL2INDC_R
0
Enable interrupt on demux loop 2 indc/indr bit active.
0
EIL1INDC_R
0
Enable interrupt on demux loop 1 indc/indr bit active.
Table 30. General Interrupt Status Register
Bit
Name
Default
Description
7
n/a
0
Not used; Always read Low.
6
IVPATLOS
0
Pattern sync loss.
5
IVECOVR
0
Pattern error counter overflow.
4
IVLOSD
0
Demux loop 1 or loop 2 or loop 3 LOSD.
相關(guān)PDF資料
PDF描述
LXP730LE Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
LXT1000 LAN TRANSCEIVER|SINGLE|HYBRID|BGA|492PIN|PLASTIC
LXT19908 Amplifier. Other
LXT300JE PCM Transceiver
LXT300NE PCM Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LXP730 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Multi-Rate DSL Framer
LXP730LE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FRAMER/FORMATTER|CMOS|QFP|64PIN|PLASTIC
LXP80 制造商:Johnson Components 功能描述:
LXPB2SA-50SB-Q 制造商:SMC Corporation of America 功能描述:Actuator, electric, ball bushing
LXPH0000 制造商:Red Lion Controls 功能描述:ANNUNCIATOR LABELS, 1 LPAX LABEL: PH 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PH
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*