- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369884 > LXP710PE Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 PDF資料下載
參數(shù)資料
| 型號： | LXP710PE |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 中文描述： | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| 文件頁數(shù)： | 25/84頁 |
| 文件大?。?/td> | 1108K |
| 代理商： | LXP710PE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
HDSL Framer/Mapper for 1168 kbps Applications
—
LXP710
Datasheet
25
NOTE
: Usage of NMCKEN and NMFMEN are:
Operation NMCKEN NMFMEN
Framed service
0
0
Unframed service
0
1
E1 loopback
1
1
E1 loss of signal (LOS) 1
1
(where E1 framer doesn
’
t provide clock in LOS)
Demux E1 Control Register
Address: 01
Abbreviation: DXE1CTL
Read/Write
Table 4. Demux E1 Control Register
Bit
Name
Default
Description
7
INVDXCK
0
Invert Demux E1 Output Clock. When High, the demux E1 data and frame mark
signals are updated on the falling edge of E1CLKO. When this bit is Low, the data
and frame mark are updated on the rising edge.
6
E1LB
0
E1 Loopback. When High, both directions of the E1 NRZ clock, data, and frame mark
are looped back. When Low, normal operation is enabled.
5
TMGSRC1
0
Demux E1 Timing Source Select. These two bits can select the ADPLL output or
nominal clock as E1CLK0.
00: dependent on the status of input pins LOSWx and software setting in LPCTL
register. The loop with first inactive LOSW status will be selected. If all LOSWx are
active, force to nominal clock.
01: force to loop 1
10: force to loop 2
11: force to loop 3
4
TMGSRC0
0
3
DXAIS3
0
Demux Loop 3 AIS Enable. When High, the demux Loop 3 payload is forced to all
ones. When Low, normal operation is enabled.
2
DXAIS2
0
Demux Loop 2 AIS Enable. When High, the demux Loop 2 payload is forced to all
ones. When Low, normal operation is enabled.
1
DXAIS1
0
Demux Loop 1 AIS Enable. When High, the demux Loop 1 payload is forced to all
ones. When Low, normal operation is enabled.
0
EXTDAIS
1
External Demux AIS Enable. When High, the LOSW1 input pin is enabled to force the
demux Loop 1 payload to all ones, LOSW2 input pin is enabled to force the demux
Loop 2 payload to all ones, and LOSW3 input pin is enabled to force the demux Loop
3 payload to all ones. When EXTDAIS is Low, external demux AIS insertion is
disabled.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LXP730LE | Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0 |
| LXT1000 | LAN TRANSCEIVER|SINGLE|HYBRID|BGA|492PIN|PLASTIC |
| LXT19908 | Amplifier. Other |
| LXT300JE | PCM Transceiver |
| LXT300NE | PCM Transceiver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LXP730 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Multi-Rate DSL Framer |
| LXP730LE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FRAMER/FORMATTER|CMOS|QFP|64PIN|PLASTIC |
| LXP80 | 制造商:Johnson Components 功能描述: |
| LXPB2SA-50SB-Q | 制造商:SMC Corporation of America 功能描述:Actuator, electric, ball bushing |
| LXPH0000 | 制造商:Red Lion Controls 功能描述:ANNUNCIATOR LABELS, 1 LPAX LABEL: PH 制造商:Red Lion Controls 功能描述:1 LPAX LABEL PH |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。