- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383185 > IT8673F (Electronic Theatre Controls, Inc.) GT 35C 35#12 SKT PLUG PDF資料下載
參數(shù)資料
| 型號(hào)： | IT8673F |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | GT 35C 35#12 SKT PLUG |
| 中文描述： | 先進(jìn)的輸入/輸出（高級(jí)I / O）的初步規(guī)范V0.5 |
| 文件頁(yè)數(shù)： | 91/128頁(yè) |
| 文件大小： | 780K |
| 代理商： | IT8673F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
IT8673F
11.5.3 Status Registers: LSR and MSR
(1)
Line Status Register (LSR) (Read/Write, Address offset=5)
This register provides status indications and is usually the first register read by the CPU to determine the
cause of an interrupt or to poll the status of each serial channel. The contents of the LSR are described
below:
1
Table 11-34. Line Status Register Description
Bit
Default
Description
7
0
Error in Receiver FIFO
In 16450 mode, this bit is always 0. In the FIFO mode, it sets high when there
is at least one parity error, framing or break interrupt in the FIFO. This bit is
cleared when the CPU reads the LSR, if there are no subsequent errors in the
FIFO.
Transmitter Empty
This
read only
bit indicates that the Transmitter Holding Register and
Transmitter Shift Register are both empty. Otherwise, this bit is "0," and has
the same function in the FIFO mode.
Transmitter Holding Register Empty
Transmitter Holding Register Empty (THRE). This
read only
bit indicates that
the TBR is empty and is ready to accept a new character for transmission. It is
set high when a character is transferred from the THR into the Transmitter
Shift Register, causing a priority 3 IIR interrupt which is cleared by a read of
IIR. In the FIFO mode, it is set when the XMIT FIFO is empty and is cleared
when at least one byte is written to the XMIT FIFO.
Line Break
Break Interrupt (BI) status bit indicates that the last character received was a
break character, (invalid but entire character), including parity and stop bits.
This occurs when the received data input is held in the spacing (logic 0) for
longer than a full word transmission time (start bit + data bits + parity + stop
bit). When any of these error conditions is detected (LSR(1) to LSR(4)), a
Receiver Line Status interrupt (priority 1) will be generated in the IIR with the
IER(2) enabled previously.
Framing Error
Framing Error (FE) bit, a logic 1, indicates that the stop bit in the received
character was not valid. It resets low when the CPU reads the contents of the
LSR.
Parity Error
The parity error (PE) indicates by with a logic 1 that the received data
character does not have the correct even or odd parity, as selected by LCR(4).
It will be reset to "0" whenever the LSR is read by the CPU.
Overrun Error
Overrun Error (OE) bit indicates by a logic 1 that the RBR has been
overwritten by the next character before it had been read by the CPU. In the
FIFO mode, the OE occurs when the FIFO is full and the next character has
been completely received by the Shift Register. It will be reset when the LSR is
read by the CPU.
Data Ready
A "1" indicates a character has been received by the RBR. And a logic "0"
indicates all the data in the RBR or the RCVR FIFO have been read.
6
1
5
1
4
0
3
0
2
0
1
0
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IT8687R | GT 35C 35#12 SKT PLUG |
| ITC1000 | GT 85C 85#16 SKT PLUG |
| ITF86130SK8T | N-Channel, Logic Level, Power MOSFET(N溝道邏輯電平功率MOS場(chǎng)效應(yīng)管) |
| ITF86182SK8T | 11A, 30V, 0.0115 Ohm, P-Channel, Logic Level, Power MOSFET |
| ITF87012SVT | 6A, 20V, 0.035 Ohm, N-Channel,2.5V Specified Power MOSFET(6A, 20V, 0.035Ω N溝道2.5V專用功率MOS場(chǎng)效應(yīng)管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IT8687R | 制造商:ITE 功能描述: |
| IT86B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
| IT86C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
| IT86F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
| IT86G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。
