![](http://datasheet.mmic.net.cn/370000/IT8673F_datasheet_16700861/IT8673F_62.png)
IT8673F
11.4.8.6 Digital Input Register (DIR, FDC Base Address + 07h)
2
52
This is a
read only
register and shares this address with the Diskette Control Register (DCR).
Table 11-8. Digital Input Register (DIR)
Bit
Symbol
Name
Description
7
DSKCHG
Diskette
Change
Indicates the inverting value of the bit monitored from the input of the Floppy
Disk Change pin (DSKCHG#).
6-0
NU
Not Used
-
11.4.8.7 Diskette Control Register (DCR, FDC Base Address + 07h)
This is a
write only
register and shares this address with the Digital Input Register (DIR).
The DCR register controls the data transfer rate for the FDC.
Table 11-9. Diskette Control Register (DCR)
Bit
Symbol
Name
Description
7-2
NU
Not Used
-
1-0
DRATE1-0
Data Rate
Select
Bits 1-0
00
01
10
11
Data Transfer Rate
500Kbps
300Kbps
250Kbps
1Mbps
11.4.9 Controller Phases
The FDC handles data transfer and control commands in three phases: Command, Execution and Result.
Not all commands utilize all these three phases.
11.4.9.1 Command Phase
Upon reset, the FDC enters the Command phase and is ready to receive commands from the host. The
host must verify that MSR bit 7 (RQM) = 1 and MSR bit 6 (DIO) = 0, indicating the FDC is ready to receive
data. For each command, a defined set of command code and parameter bytes must be transferred to the
FDC in a given order. See 11.4.11 and 11.4.12 for details on the various commands. RQM is set false (0)
after each byte-Read cycle, and set true (1) when a new parameter byte is required. The Command phase
is completed when this set of bytes has been received by the FDC. The FDC automatically enters the next
controller phase and the FIFO is disabled.
11.4.9.2 Execution Phase
Upon the completion of the Command phase, the FDC enters the Execution phase. It is in this phase that all
data transfers occur between the host and the FDC. The SPECIFY command indicates whether this data
transfer occurs in DMA or non-DMA mode. Each data byte is transferred via an IRQx or DRQx# based upon
the DMA mode. On reset, the CONFIGURE command can automatically enable or disable the FIFO. The
Execution phase is completed when all data bytes have been received. If the command executed does not
require a Result phase, the FDC is ready to receive the next command.