- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383185 > IT8673F (Electronic Theatre Controls, Inc.) GT 35C 35#12 SKT PLUG PDF資料下載
參數(shù)資料
| 型號(hào)： | IT8673F |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | GT 35C 35#12 SKT PLUG |
| 中文描述： | 先進(jìn)的輸入/輸出（高級(jí)I / O）的初步規(guī)范V0.5 |
| 文件頁(yè)數(shù)： | 104/128頁(yè) |
| 文件大?。?/td> | 780K |
| 代理商： | IT8673F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)當(dāng)前第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
IT8673F
4
of the transfer state. To avoid bugs during handshaking, these guidelines must be followed.
(15) Software Operation (ECP)
Before the ECP operation can begin, it is first necessary for the Host to switch the mode to 000 to
negotiate with the parallel port. Host determines whether the peripheral supports the ECP protocol during
the process.
After the negotiation is completed, the mode is set to 011 (ECP). To enable the drivers, the direction must
be set to 0. Both strobe and autoFd are set to 0, causing the nStrobe and nAutoFd signals to be
deasserted.
All FIFO data transfers are PWord wide and PWord aligned. Permitted only in the forward direction,
Address/RLE transfers are byte-wide. ECP address/RLE bytes may be automatically transmitted by
writing to the ecpAFifo. Similarly, data PWords may be sent automatically via the ecpDFifo.
To change directions, the Host switches mode to 001. It then negotiates either the forward or reverse
channel, sets direction to “1” or “0”, and finally switches mode to 001. If the direction is set to 1, the
hardware performs a handshaking for each ECP data byte READ, and tries to fill the FIFO. At this time,
PWords may be read from the ecpDFifo while it retains data. It is also possible for the hardware to perform
the ECP transfers by handshaking with individual bytes under programmed control in mode = 001, or 000,
even though this is a comparatively time-consuming approach.
(16) Hardware Operation (DMA)
The Standard PC DMA protocol is followed. As in the programmed I/O case, the software sets direction
and state. Next, the desired count and memory address are programmed into DMA controller. The dmaEn
is set to 1, and the serviceIntr is set to “0”. To complete the process, the DMA channel with the DMA
controller is unmasked. The contents in the FIFO are emptied or filled by DMA using the right mode and
direction.
DMA is always transferred to or from the FIFO located at 0 x 400. By generating an interrupt and asserting
a serviceIntr, DMA is disabled when the DMA controller reaches the terminal count. By not asserting
LDRQ# for more than 32 consecutive DMA cycles, blocking of refresh requests is eliminated.
When it is necessary to disable a DMA while this is performing a data transfer, the host DMA controller is
disabled serviceIntr is then set to”1”, and dmaEn is next set to 0. The DMA will start again whether or not
the contents in FIFO are empty or full. This is done first by enabling the host DMA controller, then setting
dmaEn to “1”. The procedure is completed with serviceIntr set to 0. Upon the completion of a DMA transfer
in the forward direction, the software program must wait until the contents in FIFO are empty and the busy
line is low to ensure that all data reach the peripheral device successfully.
(17) Interrupts
When any of the following states are reached, it is necessary to generate an interrupt.
1. serviceIntr = 0, dmaEn = 0, direction = 0, and the number of PWords in the FIFO is greater than or equal
to writeIntrThreshold.
2. serviceIntr = 0, dmaEn = 0, direction = 1, and the number of PWords in the FIFO is greater than or equal
to readIntrThreshold.
3. serviceIntr = 0, dmaEn = 1, and DMA reaches the terminal count.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IT8687R | GT 35C 35#12 SKT PLUG |
| ITC1000 | GT 85C 85#16 SKT PLUG |
| ITF86130SK8T | N-Channel, Logic Level, Power MOSFET(N溝道邏輯電平功率MOS場(chǎng)效應(yīng)管) |
| ITF86182SK8T | 11A, 30V, 0.0115 Ohm, P-Channel, Logic Level, Power MOSFET |
| ITF87012SVT | 6A, 20V, 0.035 Ohm, N-Channel,2.5V Specified Power MOSFET(6A, 20V, 0.035Ω N溝道2.5V專用功率MOS場(chǎng)效應(yīng)管) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IT8687R | 制造商:ITE 功能描述: |
| IT86B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
| IT86C | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
| IT86F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
| IT86G | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。