參數(shù)資料
型號(hào): IT8673F
廠商: Electronic Theatre Controls, Inc.
英文描述: GT 35C 35#12 SKT PLUG
中文描述: 先進(jìn)的輸入/輸出(高級(jí)I / O)的初步規(guī)范V0.5
文件頁(yè)數(shù): 51/128頁(yè)
文件大?。?/td> 780K
代理商: IT8673F
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)當(dāng)前第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)
IT8673F
11. Functional Description
11.1 General Purpose I/O
IT8673F provides flexible I/O control and special functions for the system designers through a set of
General Purpose I/O pins (GPIO). Some of GPIO pins are multi-functional. The GPIO functions will not be
performed unless the related enable bits of the GPIO Multi-function Pin Selection register (Index 25h of
Global Configuration Register) are set. GPIO function includes the simple I/O function and alternate
function, and the function selection is determined by Simple I/O Enable Register (Index=F5h).
The Simple I/O function includes a set of registers, which correspond to the GPIO pins. The accessed I/O
ports are programmable. Base Address is programmed on the GPIO Simple I/O Base Address LSB and
MSB registers (LDN=07h, Index=66h and 67h).
The Alternate Function provides several special functions for users, including three chip select strobes
(CS0, CS1, CS2), SMI# output routing, Interrupt steering, Panel Button De-bounce, Keyboard Lock input
routing, LED Blinking, PCI CLKRUN# routing, and RING routing (sub-function of APC). All these functions
can be programmed to all GPIO pins, except the RING# function.
The GP set selection register (Index=F0h) is used to determine the set X of the some registers (Index=F1h
and F2h). Before these registers can be programmed, this register (Index=F0h) must be determined in first.
IT8673F provides flexible control registers related to each of three chip select strobes. Each chip select
strobe can be programmed as 1, 2, 4 or 8 via consecutive I/O ports decoding. Each chip select strobe can
also be programmed to qualify with IOR# or IOW# strobe. There are four types of qualifying conditions: pure
address decided, asserted on address matching and IOR# asserted, asserted on address matching and
IOW# asserted, asserted on address matching and IOR# or IOW# asserted.
The Key Lock function locks the keyboard to invalidate any key stroke. The programming method is to set
bit 2 on the KBC (keyboard) Special Configuration Register (Index=F0h, LDN=05h). The Keyboard Lock
Pin Mapping Register (Index=F9h) must also be programmed correctly.
The Interrupt steering function provides a useful feature for motherboard designers. Through this mapping
method, the interrupt of other on-board devices can be easily modified by programming the registers of
Index = 70h, 71h, 72h, and 73h.
The Blinking function provides a low frequency blink output. By connecting to some external components, it
can be used to control a power LED. There are several frequencies that can be selected.
The PCI CLKRUN# output is used to resume the PCI CLOCK in system power down mode, when the
IT8673F devices (Serial Port 1, Serial Port 2, Parallel Port…) request to generate an interrupt through SIRQ
protocol. All the devices will not be resumed unless the related enable bits in SMI# control register 1 and 2
are set.
The SMI# is a non-maskable interrupt dedicated for transparent power management. It consists of different
enable interrupts from each of the functional blocks in IT8673F. The interrupts are enabled onto the SMI#
output via the SMI# control register 1 and SMI# control register 2. The SMI# status registers 1 and 2 are
used to read the status of the SMI input events. All the SMI# status register bits can be cleared when the
corresponding sources events become invalidated. These bits can also be cleared by writing 1 to bit 7 of
SMI# control register 2, whether the events of the corresponding sources are invalidated or not. The SMI#
can be programmed as pulse mode or level mode whenever an SMI# event occurs. The logic equation of
the SMI# event is described below:
SMI# event = (EN_FIRQ and FIRQ) or (EN_S1IRQ and S1IRQ) or (EN_S2IRQ and S2IRQ) or (EN_PIRQ
and PIRQ) or (EN_KBC(Keyboard) and KIRQ) or (EN_KBC(Mouse) and MIRQ) or (EN_GPIRQ1 and
GPIRQ1) or (EN_GPIRQ2 or GPIRQ2).
1
相關(guān)PDF資料
PDF描述
IT8687R GT 35C 35#12 SKT PLUG
ITC1000 GT 85C 85#16 SKT PLUG
ITF86130SK8T N-Channel, Logic Level, Power MOSFET(N溝道邏輯電平功率MOS場(chǎng)效應(yīng)管)
ITF86182SK8T 11A, 30V, 0.0115 Ohm, P-Channel, Logic Level, Power MOSFET
ITF87012SVT 6A, 20V, 0.035 Ohm, N-Channel,2.5V Specified Power MOSFET(6A, 20V, 0.035Ω N溝道2.5V專(zhuān)用功率MOS場(chǎng)效應(yīng)管)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IT8687R 制造商:ITE 功能描述:
IT86B 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220
IT86C 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220
IT86F 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220
IT86G 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:TRIAC|600V V(DRM)|8A I(T)RMS|TO-220