
242
Registers
Chapter 4
AMD-8111 HyperTransport I/O Hub Data Sheet
24674
Rev. 3.00
April 2003
AMD Preliminary Information
IRQ Reload Enable For System Inactivity Timer Register
PMAC
Each of these bits enable signals to trigger a reload of the system inactivity timer (SIT). In the case of
the IRQRL signals, they only cause the SIT to be reloaded whenever they toggle.
Default:
0000 0000h.
Attribute:
Read-write.
12
11
10
9
8
7
6
5
4
3
2
1
0
CARDBUS1_DMSMI_EN. CARDBUS1 access device monitor SMI enable
.
CARDBUS0_DMSMI_EN. CARDBUS0 access device monitor SMI enable
.
Reserved.
USRINT_DMSMI_EN. User interface device monitor SMI enable
.
AUD_DMSMI_EN. Audio functions device monitor SMI enable
.
CMB_DMSMI_EN. Serial port B (COM B) device monitor SMI enable
.
CMA_DMSMI_EN. Serial port A (COM A) device monitor SMI enable
.
LPT_DMSMI_EN. Parallel port (LPT) device monitor SMI enable
.
FDD_DMSMI_EN. Floppy disk drive device monitor SMI enable
.
DSS_DMSMI_EN. IDE secondary slave port device monitor SMI enable
.
DSM_DMSMI_EN. IDE secondary master port device monitor SMI enable
.
DPS_DMSMI_EN. IDE primary slave port device monitor SMI enable
.
DPM_DMSMI_EN. IDE primary master port device monitor SMI enable
.
Bits
31:20 Reserved.
19
BMREQRL.
1=Any condition that sets PM00[BM_STS] causes a reload of the system inactivity timer.
18
EXTSMIRL.
1=The status bit associated with the assertion of the EXTSMI_L pin
(PM20[EXSMI_STS]) causes a reload of the system inactivity timer. Note: as long as the status bit is
set, the system inactivity timer is held in its reload value and it does not decrement.
17
INITRL. INIT reload for the system inactivity timer.
1=Enables INIT interrupt to reload the system
inactivity timer.
16
NMIRL. NMI reload for the system inactivity timer.
1=Enables NMI interrupt to reload the system
inactivity timer. 0=NMI does affect the system inactivity timer.
15:0
IRQRL. IRQs reload the system inactivity timer.
Each of these bits corresponds to an IRQ (e.g.,
bit[12] corresponds to IRQ12). The exception to this is bit[2], which corresponds to the interrupt
output of the PIC or IOAPIC (see DevB:0x4B[APICEN]). For each bit: 1=Enable the corresponding
IRQ signal to cause the system inactivity timer to reload whenever it changes state (High to Low or
Low to High). 0=IRQ signal does affect the system inactivity timer.
Description
Bits
Description (Continued)