
12
List of Tables
AMD-8111 HyperTransport I/O Hub Data Sheet
24674
Rev. 3.00
April 2003
AMD Preliminary Information
Table 42.
Table 43.
Table 44.
Table 45.
Table 46.
Table 47.
Table 48.
Table 49.
Table 50.
Table 51.
Table 52.
Table 53.
Table 54.
Table 55.
Table 56.
Table 57.
Table 58.
Table 59.
Table 60.
Table 61.
Table 62.
Table 63.
Table 64.
Table 65.
Table 66.
Table 67.
Table 68.
Table 69.
Table 70.
Table 71.
Table 72.
Table 73.
Table 74.
Table 75.
Table 76.
Table 77.
Table 78.
Table 79.
Table 80.
Table 81.
Table 82.
Table 83:
Table 84.
Table 85.
PCI Configuration Spaces.............................................................................................136
PCI Configuration Spaces.............................................................................................136
Fixed Address Spaces ...................................................................................................137
Relocatable Address Spaces..........................................................................................138
Register Behavior Types (Read, Write, Etc.)................................................................138
Registers Affected by DevB:0x41[SHEN] ...................................................................153
OARx Lock Locations ..................................................................................................162
OARx Lock Bit Descriptions........................................................................................162
DMA Controller Register Summary.............................................................................168
DMA Command Register Bits (Master and Slave DMAC)..........................................168
DMA Mode Register Bits (Master and Slave DMAC).................................................168
PIT Register Summary..................................................................................................169
PIC Register Summary..................................................................................................171
Watchdog Timer Registers............................................................................................175
HPET Registers.............................................................................................................177
SMBus Status................................................................................................................201
Device Monitor Events .................................................................................................233
GPIO X[1:0] Bit Decoding ...........................................................................................245
GPIO Register Default States........................................................................................246
Audio Mixer Register....................................................................................................256
Audio Controller Bus Master Registers........................................................................258
Modem Mixer Register.................................................................................................267
Modem Bus Master Registers.......................................................................................268
USB OHCI Memory-Mapped Register Summary........................................................277
Receive Descriptor Bit Definitions...............................................................................347
Transmit Descriptor Bit Definitions..............................................................................350
Absolute Ratings...........................................................................................................353
Operating Ranges..........................................................................................................354
Current Consumption....................................................................................................354
Signal Groups................................................................................................................355
DC Characteristics for Signal Group A ........................................................................356
DC Characteristics for Signal Group C.........................................................................357
DC Characteristics for Signal Group E ........................................................................357
DC Characteristics for Signal Group F .......................................................................357
DC Characteristics for Signal Group G .......................................................................357
DC Characteristics for Signal Group H ........................................................................358
AC Characteristics for PCLK........................................................................................359
AC Characteristics for the OSC....................................................................................359
AC Characteristics for USBCLK..................................................................................360
Alphabetical Listing of Signals and Corresponding BGA Designators........................362
Pin Select Options.........................................................................................................371
.......................................................................................................................................371
NAND Tree 1: Output GNT_L[0] ................................................................................371
NAND Tree 2: Output GNT_L[1] ................................................................................372