
214
Registers
Chapter 4
AMD-8111 HyperTransport I/O Hub Data Sheet
24674
Rev. 3.00
April 2003
AMD Preliminary Information
System Management Action Field Register
DevB:3x70
This register includes eight 4-bit groups, one for each of several system management events. The
registers specify whether LDTSTOP_L is asserted for the system management event and the system
management action field (SMAF) associated with the event (LDTSTOP_L cannot be asserted for C2,
so this bit is reserved; LDTSTOP_L is always asserted for VID/FID, so this bit is reserved).
For each LDTSTOP_L assertion bit: 1=LDTSTOP_L is asserted after the Stop Grant cycle associated
with the STPCLK_L assertion; LDTSTOP_L is deasserted prior to each STPCLK deassertion
message. 0=LDTSTOP_L is not asserted for the system management event.
For each SMAF field: the bits are applied to bits[3:1] of the HyperTransport technology system
management STPCLK assertion and deassertion messages sent to the host for the system
management event.
Default:
0000 0000h.
Attribute:
Read-write.
4
SMBC_EN. SMBus controller clock enable.
1=Enable the clock to the SMBus controller. 0=disable
the clock to the SMBus controller.
Whenever the SMBus controller clock is disabled, then reset is asserted to that device.
Reserved.
L7_S3EN. LAN Ethernet controller clock enable.
See bit [0].
L7_EN. LAN Ethernet controller clock enable.
Bits [1] and [0] control the enable to the clock that is
used by the LAN Ethernet controller as follows:
L7_EN
L7_S3EN
FON, POS
STR, STD, SOFF
0
0
No clock
No clock
0
1
No clock
No clock
1
0
Clock enabled
No clock
3:2
1
0
Comment
Power savings mode.
Power savings mode.
LAN Ethernet controller not enabled for
wake on LAN. The corresponding MII
interface is not driven during STR, STD,
and SOFF.
LAN Ethernet controller enabled for wake
on LAN.
1
1
Clock enabled
Clock enabled
Whenever the LAN Ethernet controller is in a no-clock state, then reset is asserted to that device.
Bits
31
30:28
TTSMAF. Thermal throttling system management action
fi
eld.
27
NTLS. Normal throttling LDTSTOP_L assertion.
26:24
NTSMAF. Normal throttling system management action
fi
eld.
23
Reserved.
22:20
STRSMAF. Suspend to RAM system management action
fi
eld.
This applies to the STPCLK cycle
associated with STR after PM04[SLP_TYP] is written with the STR value.
Description
TTLS. Thermal throttling LDTSTOP_L assertion.
Bits
Description (Continued)