
222
Registers
Chapter 4
AMD-8111 HyperTransport I/O Hub Data Sheet
24674
Rev. 3.00
April 2003
AMD Preliminary Information
Power Management 1 Control Register (ACPI PM1_CNTa)
PM04
Default:
0000h.
Attribute:
See below.
ACPI Power Management Timer (ACPI PM_TMR)
PM08
This is either a 24- or a 32-bit counter, based on the state of DevB:3x41[3]. It is a free-running,
incrementing counter clocked off of a 3.579545 MHz. clock. It does not count when in the system is
in MOFF, SOFF, STD, or STR state. When the MSB toggles (either bit[23] or bit[31]) then
PM00[TMR_STS] is set. This timer is asynchronously cleared when DevB:3x41[TMRRST] is
High.
Default:0000 0000h.
Attribute:
Read-only.
Bits
15:14 Reserved.
13
SLP_EN. Sleep enable.
Write-only; reads back as 0. Writing a 1 to this bit causes the system to
sequence into the sleep state speci
fi
ed by SLP_TYP.
12:10
SLP_TYP. Sleep type.
Read-write. Speci
fi
es the type of sleep state the system enters when SLP_EN
is set High.
Description
0
1
2-4
5
6
7
FON, S0. Full on.
POS, S1. Power on suspend. Power state transition speci
fi
ed by DevB:3x50.
Reserved.
STR, S3. Suspend to RAM.
STD, S4. Suspend to disk.
SOFF, S5. Soft off.
9:3
2
Reserved.
GBL_RLS. Global release.
Read; write 1 only; cleared by hardware. When this bit is set High, the
hardware sets PM28[BIOS_STS] High. GBL_RLS is cleared by the hardware when
PM28[BIOS_STS] is cleared by software.
BM_RLD. Bus master reload.
Read-write. 1=Enables the transition of the processor power state
from C3 to C0 to be triggered by any bus master requests or HyperTransport
source link requests
(when PM00[BM_STS] is set).
SCI_EN. SCI-SMI select.
Read-write. Selects the type of interrupt generated by power management
events. 0=SMI interrupt. 1=SCI interrupt. Note that certain power management events can be
programmed individually to generate SMI interrupts independent of the state of this bit. See
Section 3.7.1.1 on page 54 for details. Also, TMR_STS and GBL_STS always generate SCI interrupts
regardless as to the state of this bit.
1
0
Bits
31:24
ETM_VAL. Extended timer value.
If DevB:3x41[3] is High, then these are the 8 MSBs of the ACPI
power management timer. If DevB:3x41[3] is Low, then this
fi
eld always reads back as all zeros.
23:0
TMR_VAL. Timer value.
Read-only. This
fi
eld returns the running count of the ACPI power
management timer.
Description