參數(shù)資料
型號(hào): 38D5
廠商: Renesas Technology Corp.
英文描述: SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述: 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù): 41/141頁(yè)
文件大小: 2027K
代理商: 38D5
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)
Rev.3.01
REJ03B0158-0301
Aug 08, 2007
Page 41 of 134
38D5 Group
Fig. 31 Block diagram of Timer Y
Timer Y
Timer Y is a 16-bit timer. The timer Y count source can be
selected by setting the timer Y mode register. X
CIN
can be
selected as the count source.
When X
CIN
is selected as the count
source, counting can be performed regardless of X
IN
oscillation
or on-chip oscillator oscillation.
Four operating modes can be selected for timer Y by the timer Y
mode register. Also, the real time port can be controlled.
(1) Timer Mode
The timer Y count source can be selected by setting the timer Y
mode register.
(2) Period Measurement Mode
The interrupt request is generated at rising or falling edge of
CNTR
1
pin input signal. Simultaneously, the value in timer Y
latch is reloaded in timer Y and timer Y continues counting.
Except for that, this mode operates just as in the timer mode.
The timer value just before the reloading at rising or falling of
CNTR
1
pin input is retained until the timer Y is read once after
the reload.
The rising or falling timing of CNTR
1
pin input is found by
CNTR
1
interrupt. When using this mode, set the port sharing the
CNTR
1
pin to input mode.
(3) Event Counter Mode
The timer counts signals input through the CNTR
1
pin.
Except for that, this mode operates just as in the timer mode.
When using this mode, set the port sharing the CNTR
1
pin to
input mode.
(4) Pulse Width HL Continuously Measurement Mode
The interrupt request is generated at both rising and falling edges
of CNTR
1
pin input signal. Except for that, this mode operates
just as in the period measurement mode. When using this mode,
set the port sharing the CNTR
1
pin to input mode.
(5) Real Time Port Control
When the real time port function is valid, data for the real time
port is output from ports P5
0
and P5
1
each time the timer Y
underflows.(However, if the real time port control bit is changed
from “0” to “1” after the data for real time port is set, data is
output independent of the timer Y operation.) When the data for
the real time port is changed while the real time port function is
valid, the changed data is output at the next underflow of timer Y.
Before using this function, set the P5
0
and P5
1
port direction
registers to output.
Data bus
Real time p“1”
Real time port 2
control bit
Q D
Latch
Q D
Latch
P5
1
direction
register
P5
1
latch
RTP
1
data for real
time port
P5
0
direction
register
P5
0
latch
RTP
0
data for real
time port
“1”
Timer Y (low-order) latch (8) Timer Y (high-order) latch (8)
“0”
1
active
CNTR
“10”
P5
1
/RTP
1
/AN
1
P5
0
/RTP
0
/AN
0
CNTR
1
Falling edge detection
Period measurement
mode
Timer Y
interrupt request
Pulse width HL continuous
measurement mode
Timer Y operating
mode bits
CNTR
1
interrupt request
Rising edge detection
Count source selection bit
Xc
IN
“1”
φ
SOURCE
Real time port 2 control bit
“0”
Timer Y mode register
Timer Y operating mode bits
“00”, “01”, “10”
“00”, “01”, “11”
“1”
“0”
“0”
“1”
“11”
“0”
Timer Y write control bit
Timer stop bit
“0”
“1”
Timer Y mode register
write signal
Real time port 1 control bit
Timer Y (low-order)(8)
Timer Y (high-order)(8)
Frequency divider
Timer Y dividing frequency selection bit
2
Note1
:
φ
SOURCE indicates the followings:
X
IN
input in the frequency/2, 4, or 8 mode
On-chip oscillator divided by 4 in the on-chip oscillator mode
Sub-clock in the low-speed mode
(1)
相關(guān)PDF資料
PDF描述
38F1222 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
TA5M STECKER DIN MINI 5POL
70B5031 KUPPLUNG DIN MINI 5POL
39-26-3050 300mA LDO Linear Regulators with Internal Microprocessor Reset Circuit
390KD05JX 11 to 460 Volts Varistor 0.7 to 29 Joule
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
38D5_07 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics Example
38D5_08 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
38D511G015FE6AD 制造商:Sprague/Vishay 功能描述:AL015X751
38D5-FMV 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:Standard Characteristics (Flash Memory Version)
38DDP11B11M1QT 功能描述:SWITCH PUSH DPDT,O-N-O,N,SL,LF , 制造商:grayhill inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1