
Rev.3.01
REJ03B0158-0301
Aug 08, 2007
Page 115 of 134
38D5 Group
Timing Requirements And Switching Characteristics
NOTES:
1. 80 ns in the frequency/2 mode.
2. 32 ns in the frequency/2 mode.
3. When bit 6 of address 001A
16
is “1” (clock synchronous).
Divide this value by four when bit 6 of address 001A
16
is “0” (UART).
Table 44
Power supply circuit characteristics
(Vcc = 2.7 to 5.5 V, Vss = 0 V, Ta =
20 to 85
°
C, unless otherwise noted)
Symbol
Parameter
Test conditions
Limits
Typ.
Unit
Min.
2
Max.
td(P-R)
Internal power source voltage
stabilizes time at power-on
2.7
≤
V
CC
≤
5.5V
ms
Table 45
Timing requirements (1)
(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta =
20 to 85
°
C, unless otherwise noted)
Symbol
Parameter
Limits
Unit
Min.
2
62.5
125
25
50
25
50
250
105
105
80
80
800
370
370
220
100
1000
400
400
200
200
Typ.
Max.
t
W
(RESET)
t
C
(X
IN
)
Reset input “L” pulse width
Main clock input cycle time
μ
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
4.5V
≤
V
CC
≤
5.5V
(1)
4.0V
≤
V
CC
<
4.5V
4.5V
≤
V
CC
≤
5.5V
(2)
4.0V
≤
V
CC
<
4.5V
4.5V
≤
V
CC
≤
5.5V
(2)
4.0V
≤
V
CC
<
4.5V
t
WH
(X
IN
)
Main clock input “H” pulse width
t
WL
(X
IN
)
Main clock input “L” pulse width
t
C
(CNTR)
t
WH
(CNTR)
t
WL
(CNTR)
t
WH
(INT)
t
WL
(INT)
t
C
(S
CLK1
)
t
WH
(S
CLK1
)
t
WL
(S
CLK1
)
t
su
(R
x
D-S
CLK1
)
t
h
(S
CLK1
-R
x
D)
t
C
(S
CLK2
)
t
WH
(S
CLK2
)
t
WL
(S
CLK2
)
t
su
(S
IN2
-S
CLK2
)
t
h
(S
CLK2
-S
IN2
)
CNTR
0
, CNTR
1
input cycle time
CNTR
0
, CNTR
1
input
“H”
pulse width
CNTR
0
, CNTR
1
input
“L”
pulse width
INT
00
, INT
01
, INT
10
, INT
11
, INT
2
input
“H”
pulse width
INT
00
, INT
01
, INT
10
, INT
11
, INT
2
input
“L”
pulse width
Serial I/O1 clock input cycle time
(3)
Serial I/O1 clock input “H” pulse width
(3)
Serial I/O1 clock input
“L”
pulse width
(3)
Serial I/O1 input setup time
Serial I/O1 input hold time
Serial I/O2 clock input cycle time
Serial I/O2 clock input
“H”
pulse width
Serial I/O2 clock input
“L”
pulse width
Serial I/O2 input setup time
Serial I/O2 input hold time
FLASH MEMORY VERSION